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the benefit of blending a high and low molecular weight semiconductor.  Chapter 7 
investigates charge injection from the electrodes into the semiconductor layer, thereby 
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chapters is aimed at highlighting the progress that has been made within this thesis and to 
provoke further research in the field of organic electronics.   The majority of this research 
was carried out at Merck Chemicals Ltd. 
 
 
 
 
 
 
iv 
 
List of publications and presentations 
 
(Publications in reverse chronological order) 
 
D. Sparrowe, G. Latini, M. Bird, N. Stingelin “High Permittivity Dielectrics for Poly(3-
alkylthiophene) Field-Effect Transistor Devices”, Org. Electron. 13, 173 (2012). 
 
T. Ha, D. Sparrowe and A. Dodabalapur, "Device Architectures for Improved Amorphous 
Polymer Semiconductor Thin-Film Transistors", Org. Electron., 12, 11, 1846 (2011). 
 
D. Sparrowe, M. Baklar and N.Stingelin, “Low-Temperature Printing of Crystalline: 
Crystalline Polymer Blend Transistors”, Org. Electron., 11, 1296 (2010). 
 
M. Baklar, S. Barard, D. Sparrowe, R. Wilson, I. McCulloch, M. Heeney, T. Kreouzis and 
N. Stingelin, “Bulk Charge Transport in Liquid-Crystalline Polymer Semiconductors Based 
on Poly(2,5-bis(3-alkylthiophen-2-yl)thieno[3,2-b]thiophene)”, Polym. Chem., 1, 1448 
(2010). 
 
M. Heeney,  W. Zhang,  D. Crouch, M. Chabinyc, S. Gordeyev, R. Hamilton, S. Higgins, I. 
McCulloch, P. Skabara, D. Sparrowe, S. Tierney, “Regioregular Poly(3-hexyl) Selenophene: 
A Low Band Gap Organic Hole Transporting Polymer”, Chem. Comm., 47, 5061 (2007). 
 
R. Hamilton, C. Bailey, W. Duffy, M. Heeney, M. Shkunov, D Sparrowe, S. Tierney, I. 
McCulloch, J. Kline, D. DeLongchamp, M. Chabinyc, “The Influence of Molecular Weight 
on the Microstructure and Thin Film Transistor Characteristics of PBTTT Polymers”, Proc. 
SPIE-Int. Soc. Opt. Eng., 633611, 1 (2006). 
 
I. McCulloch, M Heeney, C. Bailey, K. Genevicius, I. MacDonald, M. Shkunov, D. 
Sparrowe, S. Tierney, R. Wagner, W. Zhang, M. Chabinyc, R. Kline, M. McGehee, M. 
Toney, ”Liquid-Crystalline Semiconducting Polymers with High Charge-Carrier Mobility”,  
Nat. Mater., 5, 333 (2006). 
 
I. McCulloch, C. Bailey, K. Genevicius, M. Heeney, Shkunov, D. Sparrowe, S. Tierney, W. 
Zhang, R. Baldwin, T. Kreouzis, J. Andreasen, D. Breiby, M. Nielsen, “Designing Solution-
v 
 
Processable Air-Stable Liquid Crystalline Crosslinkable Semiconductors”, Phil.  Trans.  R.  
Soc. A., 364, 2779 (2006). 
 
D. Crouch, P. Skabara, J. Lohr, J. McDouall, M. Heeney, I. McCulloch, D. Sparrowe, M. 
Shkunov, S. Coles, P. Horton, M. Hursthouse, “Thiophene and Selenophene Copolymers 
Incorporating Fluorinated Phenylene Units in the Main Chain: Synthesis, Characterization, 
and Application in Organic Field-Effect Transistors”, Chem. Mater., 17, 26, 6567 (2005). 
 
I. McCulloch, M. Heeney, C. Bailey, K. Genevicius, I. MacDonald, M. Shkunov, D. 
Sparrowe, S. Tierney, R. Wagner, W. Zhang, M. Chabinyc, R. Kline, M. McGehee, M. 
Toney, “Liquid-Crystalline Semiconducting Polymers with High Charge-Carrier Mobility” 
Nat. Mater., 5, 328 (2006).   
 
H. Sandberg, T. Bäcklund, R. Österbacka, M. Shkunov, D. Sparrowe, I. McCulloch and H.  
Stubb, “Insulators and Device Geometry in Polymeric Field-Effect Transistors”, Org. 
Electron., 6, 142 (2005). 
 
M. Heeney, C. Bailey, K. Genevicius, M. Giles, M. Shkunov, D. Sparrowe, S. Tierney, W. 
Zhang, I. McCulloch, “Stable Semiconducting Thiophene Polymers and Their Field Effect 
Transistor Characteristics” Proc. SPIE-Int. Soc. Opt. Eng., 5940, 35 (2005). 
 
I. McCulloch, C. Bailey, M. Giles, M. Heeney, I. Love, M. Shkunov, D. Sparrowe, S. 
Tierney,  “The Influence of Molecular Design on the Field Effect Transistor Characteristics 
of Terthiophene Polymers”, Chem. Mater., 17, 1381 (2005). 
 
M. Heeney, C. Bailey, K. Genevicius, M. Shkunov, D. Sparrowe, S. Tierney, I. McCulloch, 
“Stable Polythiophene Semiconductors Incorporating Thieno[2,3-b]thiophene”, J. Am. Chem. 
Soc., 127, 1078 (2005). 
 
M. Heeney, C. Bailey, M. Giles, M. Shkunov, D. Sparrowe, S. Tierney, W. Zhang, I. 
McCulloch, “Alkylidene Fluorene Liquid Crystalline Semiconducting Polymers for Organic 
Field Effect Transistor Devices”, Macromolecules, 37, 5250 (2004). 
vi 
 
M. Shkunov, W. Zhang, C. Bailey, B. Fleming, M. Giles, M. Heeney, I. Love, D. Sparrowe, 
S. Tierney, I. McCulloch, M. Nielsen, D. Breiby, “Self-assembled Liquid Crystalline 
Solution Processable Semiconductors”, Proc. SPIE-Int. Soc. Opt. Eng., 5464, 60 (2004). 
 
I. McCulloch, W. Zhang, M. Heeney, C. Bailey, M. Giles, D. Graham, M. Shkunov, D. 
Sparrowe, S. Tierney, “Polymerisable Liquid Crystalline Organic Semiconductors and Their 
Fabrication in Organic Field Effect Transistors”, J. Mater. Chem., 13, 2436 (2003). 
 
M. Shkunov, W. Zhang, D. Graham, D. Sparrowe,. M. Heeney, M. Giles, S. Tierney,. C. 
Bailey I. McCulloch, T. Kreouzis, “New Liquid Crystalline Solution Processable Organic 
Semiconductors and Their Performance in Field Effect Transistors”, Proc. SPIE-Int. Soc. 
Opt. Eng., 5217, 181 (2003). 
 
Invited Talks 
 
D. Sparrowe, Symposium (ICFO), Institute of Photonic Sciences, Barcelona, Spain, 
“Amorphous Organic Semiconductors for Field Effect Transistors” (2009). 
 
D. Sparrowe, Ccolloquium, Queen Mary University of London, UK, “The Development of 
Semiconductors for Organic Electronic Applications” (2007). 
 
 
 
 
 
 
vii 
 
Common definitions abbreviations and units 
 
(⊥) and (∥) refers to perpendicular and parallel to the transport direction 
(a) axis denotes the alkyl side chain axis 
(b) axis denotes the π stacking direction 
AFM:  atomic force microscopy 
EPD:  electropheretic display 
FPD:   flat panel displays 
HOMO: highest occupied molecular orbital 
HMDS: hexamethyldisilazane 
IC:  integrated circuit 
IPA:  isopropyl alcohol 
ISD:  source-drain current 
k:  dielectric constant 
KP:  Kelvin probe 
LCD:  liquid crystal display 
LUMO: lowest unoccupied molecular orbital 
Mobility: drift velocity of charges as a ratio to the magnetic field units cm
2
/Vs 
Mn:  number average molecular weight  
Mw:  weight average molecular weight 
n-type:  electron transport  
p-type:  hole transport  
o-DCB: ortho dichlorobenzene 
OFET:  organic field effect transistor 
OSC:  organic semiconductor 
OTS:  octyl-trichlorosilane 
ɸ:  workfunction or amount of energy required to remove and electron from a  
  surface 
P3HT:  poly(3-hexylthiophene)  
PBTTT: poly(2,5-bis(3-tetradecylthiophen-2-yl)thieno[3,2]thiophene)  
Persistence  
length:  length at which a polymer has no directional correlation 
PFBT:  perfluorobenzene thiol 
PVDF:  poly(vinylidene fluoride) 
viii 
 
SAM:  self-assembled monolayer 
Tb:  boiling point   
Tm:  melting point 
Tg:  glass transition     
TLM:  transmission line method 
µFET:  field effect transistor device mobility 
VG:  gate voltage    
VSD:  source-drain voltage 
 
ix 
 
Table of Contents 
 
ii Declaration 
iii Scope and Survey of Thesis 
iv List of Publications and Presentations 
vii Common Definitions Abbreviations and Units  
ix Table of Contents 
xiii Acknowledgments 
 
1.  Introduction                 Page 
 
1.1  Transistors and Their Applications     1 
1.1.1 Field Effect Transistors     3 
1.1.2 Flat Panel Displays      4 
1.1.2.1   Types of Flat Panel Displays   5 
1.1.3 Roll-To-Roll Processing     7 
1.2  Solution Processable Materials     7 
1.2.1 Organic Semiconductors     8 
1.2.2 Potential Market      11 
1.2.3 Cost        14 
1.3  Structural Classes of Semiconductors    14 
1.3.1 Crystalline Small Molecules     15 
1.3.2 Thermotropic Liquid-Crystalline Small Molecules  15 
1.3.3 Polymers       16 
1.3.3.1   Semicrystalline Polymer Semiconductors 18 
1.3.3.2   Liquid Crystalline Polymers   19 
1.3.3.3   Amorphous Polymers    21 
1.4  Device Physics       21 
1.4.1 Transport Processes      21 
1.4.2 Types of Semiconductors: n- and p- Type    23 
1.4.3 Mobility       25 
1.4.4 Linear versus Saturated Mobility    29 
1.4.5 Charge Trapping      29 
1.4.6 Injection of Charges      30 
x 
 
1.4.7 Dependence on Dielectric Permittivity   32 
1.4.8 Stability       32 
1.5  Device Architecture       34 
1.5.1 Dielectrics       37 
1.5.2 Modifications of Gate Dielectric with Self Assembled 
Monolayers       37 
1.5.3 Electrode Materials      38 
1.6  Conclusions        38 
1.7  References Chapter 1       39 
 
2.   Materials and Methods       44 
 
2.1  OFET Fabrication       44 
2.2  Reduction of Leakage Currents     45 
2.3  Film Formation on Hydrophobic Silicon Based Substrates  46 
2.4  Other Properties and Performance Issues    47 
2.4.1 Processability       47 
2.4.2 Formulation       48 
2.4.2.1 Small Molecules     48 
2.4.2.2 Polymers      49 
2.5  Thin Film Transistors: Fabrication Challenges   49 
2.5.1 Film Quality       50 
2.5.2 Mechanical Contacts for Device Measurements   50 
2.6  Electrode Selection       50 
2.7  Contact Resistance       51 
2.8  Self Assembled Monolayers for Transistor Device Channel  51 
2.9  References Chapter 2       54 
 
3.   Low-Temperature Printing of Crystalline: Crystalline Polymer Blend 
 Transistors         55 
  
3.1  Abstract        56 
3.2  Introduction        56 
3.3  Semiconductor and Insulating Polymer Blends   56 
xi 
 
3.4  Poly(3-hexylthiophene) : Poly(vinylidene fluoride) Blends  57 
3.5  Printing of Poly(3-hexylthiophene) : Poly(vinylidene fluoride) 
 Blends         63 
3.6  Conclusions        64 
3.7  Materials and Methods      64 
3.8  References Chapter 3       66 
 
4.   High Permittivity Dielectrics for Poly(3-alkylthiophene) Field-Effect 
 Transistor  Devices        68 
 
4.1 Abstract        68 
4.2 Introduction        68 
4.3 Dipolar Disorder       70 
4.4 Bottom Gate Dielectrics      71 
4.5 Top Gate Top Contact Dielectrics     75 
4.6 Conclusions        78 
4.7 Materials and Methods      79 
4.8 References for Chapter 4      81 
 
 
5.   Alignment of High Performance Semiconducting Polymers  84 
 
5.1 Abstract        84 
5.2 Introduction        84 
5.3 Multi-domain Crystalline Semiconductors    86 
5.4 Liquid Crystal Phases in Organic Semiconductors   87 
5.5 Uniaxial/Biaxial Alignment      90 
5.6 Amorphous Regions       91 
5.7 Alignment Methods        91 
5.8 Alignment of Poly(3-hexylthiophene) through Directional Drying 92 
5.9 Uniaxial Alignment of High Performance Polymer   96 
5.10 Influence of Solvent Selection      102 
5.11 Conclusions        107 
5.12 Materials and Methods      108 
xii 
 
5.13 References Chapter 5       110 
 
6.   Blends of Low- and High-Molecular Weight Conjugated Polymers 114 
 
6.1  Abstract        114 
6.2  Introduction        114 
6.3  Results and Discussion      115 
6.4  Conclusions        118 
6.5  Materials and Methods      118 
6.6  References Chapter 6       120 
 
 
7.   The Workfunction of Injecting Electrodes and Their Stability  121 
 
7.1  Abstract        121 
7.2  Introduction        121 
7.3  Kelvin Probe Analysis      122 
7.4  Results and Discussion      123 
7.5  Conclusions        129 
7.6  Materials and Methods      130 
7.7  References Chapter 7       132 
 
8.  Final Remarks         135 
 
8.1  Future Work        135 
8.2  General Conclusions       136 
 
 
9.  Appendix          138 
 
 
 
 
xiii 
 
Acknowledgments 
 
The undertaking of a part time PhD whilst holding a demanding full time job has certainly 
been a challenge.   I have learnt a great deal in general and scientifically and now I am better 
equipped to continue with research and development whether it is in organic electronics or 
any other area of science.   I feel that I have truly contributed to the science of organic 
electronics and apart from some of the sacrifices I have made to complete the study I have 
enjoyed the experience.   For this I have been very fortunate and privileged and I would like 
to thank many people for their support during this 5 year study.   First of all my thanks go to 
my employers, who have provided sponsorship, resources and have obviously been 
instrumental in allowing me to follow this course of study, and to my supervisor, Dr. Natalie 
Stingelin who has been a great mentor, and has provided me with continuous support, advice, 
guidance and encouragement.   I would also like to thank Dr. Martyn McLachlan, Dr. 
Alasdair Campbell, Dr. Martin Heeney (Centre for Plastic Electronics, Imperial College 
London) and Dr Maxim Shkunov (Surrey University) for very helpful discussions.   Dr. P. 
Wӧbkenberg, Dr. Ester Buchaca-Domingo for wide angle X-ray (Imperial College London) 
and Felix Koch and Dr. Christian Müller (Swiss Federal Institute of Technology, ETH, 
Zürich) for molecular weight determinations and more.   I would like to acknowledge the 
sponsorship provided by Merck Chemicals Ltd. and my present Merck colleagues, former 
colleagues, supervisors and students for their support, help and advice.   A special thanks to 
Prof. Bill Jones for proof reading and Prof. Iain McCulloch for his inspiration, support and 
mentoring; my parents and close family, Benjamin, Emily and Oliver and my wife Suzy who 
I love dearly for their continuous ability to give me sparkle. 
1 
 
 Chapter 1. 
 
Introduction  
 
1.1 Transistors and Their Applications 
 
For over 200 years, since Alessandro Volta invented the battery, man has endeavored to 
control the steady flow of charges (electric current).   Today, transistors are vital components 
to all but the simplest of electronic circuits: they can function as an amplifier or as an 
automatic switch and have been developed by many researchers to become, in popular view, 
the single most important invention of the 20
th
 century.  The physical forms of different types 
of transistors utilised in modern circuits are shown below (Figure 1.1).  The first transistor 
was patented in 1926 by Julius Lilienfeld and notably John Bardeen and Walter Brattain at 
AT&T's Bell Labs, who, with William Shockley won the Nobel prize in physics "for their 
research on semiconductors and their discovery of the transistor effect”.    
 
 
 
 
 
 
 
 
 
 
 
Figure 1.1  Typical transistors         Figure 1.2  Valves used in an old radio 
 
 
Prior to the transistor the vacuum tube would carry out the task of amplifying an input signal 
or acting as a switch, but the cumbersome nature of this device made the vacuum tube, in 
comparison to the transistor, very large, unreliable and costly.   Figure 1.2 shows just three of 
such devices, which were used as components in a early radios.   The development of the 
transistor was therefore pivotal to further advances seen in the electronic circuit industry and 
2 
 
it consequently lead to the invention of the modern integrated circuit (IC) otherwise known as 
the microprocessor (Figure 1.3). 
 
 
 
 
 
 
 
 
 
 
 
 
Figure 1.3  A modern integrated circuit 
 
 
The first silicon based integrated circuits (ICs) were patented in 1964 by Kilby from Texas 
Instruments.
1
 At this time, the IC consisted of only a few components, but, with the ever 
present drive for lower cost and greater performance the technology has continued to develop 
at an alarming rate.   Most notably, the component size in ICs has been reduced at a 
remarkable pace, the consequence has further revolutionised the world of electronics whereby 
the IC has become the heart and soul of the computer and is contained within a myriad of 
other electrical appliances.    The trend in miniturization was famously noted in a paper by 
one of the co-founders of Intel, Gordon E. Moore (1965)
2,3
 in which the density of transistors 
in an IC per unit cost was said to have doubled every year from 1958 until 1965.   This paper 
went on to predict that the trend would continue "for at least ten years".   This prediction was 
surprisingly accurate and perhaps more amazingly it still holds fairly true today, Figure 1.4 
shows an increasing number of transistors contained within a chip over time. 
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Figure 1.4  The number of transistors that are needed for Intel processors displayed chronologically.   
The plot shows “Moore’s Law” where the transistor count per chip approximately doubles every two 
years.  This data was adapted from Vogel.
4
  
 
 
Furthermore, the component size used in integrated circuits has reduced over the last 40 years 
by 500 times.
4
   This is illustrated in Table 1.1.  
 
 
Table 1.1 Component size of a typical silicon chip. 
 
Size (nm) Year 
10 000 1971 
3 000 1975 
1 000 1985 
600  1994 
350  1995 
180  1999 
130  2000 
65  2006 
32 2010 
22  2011 
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In addition to the obvious advantages of miniaturization, the smaller components offer much 
faster circuits and improved performance, for example, the current Intel processor contains 
over 1 million transistors/mm
2
 and can run at a 1.5 GHz clock-rate.   By comparison, this is 
much faster than the clock rate of the first personal computer, which ran the Intel 8088 
microprocessor at a comparatively slow 4.77 MHz.   
 
 
 
1.1.1  Field Effect Transistors 
 
 
As described above there have been many advances in transistor technology.   These 
advances have yielded many types of transistors for different applications, but their 
description is outside the scope of this thesis.  The most common transistor type is known as 
the Metal–Oxide–Semiconductor Field-Effect Transistor (MOSFET).   There are two modes 
of operation for this transistor, which operates by carrying the majority of charges either in 
the form of holes or electrons.   When the modes are combined they are known as 
complementary-symmetry metal oxide semiconductor (CMOS) like transistors and can 
operate with very low static power consumption.   This is one major reason why they are the 
main component to today’s integrated circuits.   The focus of this thesis is to investigate and 
optimise the operation of a particular type of FET, the organic field effect transistor (OFET), 
which could possibly, again, revolutionise the world of electronics, in particular for the 
application to the flat panel display market, which currently uses amorphous silicon FETs.   
Although, transistors based on organic materials will not be able to compete in terms of 
performance and size of the state-of-the art modern transistor, it will be possible, due to their 
potential for solution processing, to enable ultra low cost electronics and flexible displays.    
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1.1.2 Flat Panel Displays 
 
 
The development of the transistor (along with the parallel development of liquid crystal 
materials) has fuelled the development of flat panel displays (FPD).   These displays are the 
liquid crystal displays that are widely used in today’s laptops and slim line televisions.   For  
FPDs to work without the unwanted effect of crosstalk, particularly at high quality, the use of 
a transistor is required to drive each pixel.   This method of addressing the individual pixels 
of a display is known as an active matrix display.   As shown in (Figure 1.5), the display 
transistors are contained within the backplane of the display device.   The term backplane is 
used to describe the area behind the display which critically contains a capacitor which once 
charged induces an electric field in order to drive the front plane (Electropheretic (EPD) or 
LCD). 
 
   
 
 
            a) transistor   
 
 
            b) capacitor 
 
 
            c) gate line 
 
 
            d) data line 
 
 
 
   
 
 
 
Figure 1.5 Illustration of an active matrix backplane for an LCD display.  Each pixel uses an 
individual transistor to switch it on.  The transistor a) is switched on by charging an electrode of a 
capacitor b) by the intersection of a bias from the gate line c) and data lines d) simultaneously
5
.   
 
 
6 
 
The type of FET that is currently used in active matrix displays is made by the technique of 
Plasma Etched Chemical Vapour Deposition (PECVD).  This process requires high 
temperature processing on rigid substrates, which are obviously not amenable to roll-to-roll 
processing.   One typical example of this type of FET is based on back-channel-etched α-Si:H 
devices shown in (Figure 1.6). 
 
 
 
 
 
 
 
 
 
    glass substrate     
 
      
Figure 1.6   A cross-sectional view of a back-channel-etched (BCE)  a-Si:H devices widely used as 
the thin film transistor in the LCD display.  
5
 a) source and drain electrodes, b) n+ a-Si:H, c) a-Si:H, 
d) SiNx dielectric e) gate electrode. 
 
 
Table 1.2  Typical properties of a-Si FET deposited by PECVD.
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Property Value 
 
Hole mobility (cm
2
/Vs) 
 
10
-3
 
Electron mobility (cm
2
/Vs) 1 
Processing temperatures (
o
C) 300-350 
 
 
 1.1.2.1 Types of Flat Panel Displays  
 
The type of display utilised in today’s FPD applications can vary in cost and quality 
depending on the application it is designed for.   In general, displays, especially for low end 
applications are limited in quality by the cost.   As an example, only cheap, low cost displays 
are used in basic goods such as the calculator.   When made in a large scale with low grade 
components these devices can and are made very cheaply and are therefore commercially 
a) source and drain electrodes 
 
b)  n+ a-Si:H 
 
c) a-Si:H 
 
d) SiNx dielectric 
 
e) gate electrode 
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available.   Other commercially available display types are made viable by matching the 
grade of the device to the final value of the application shown in Table 1.3 below. 
 
 
Table 1.3. Types of flat panel displays and their application: (LED) light emitting diode, (LCD) 
Liquid Crystal Display, (EPD) Electropheretic Display, (TN LCD) Twisted Nematic Liquid Crystal 
Display, (IPS LCD) In-Plane Switching Liquid Crystal Display, (OLED) Organic Light Emitting 
Diode, (HDTV) High definition Television. 
 
 
Application  Display Appearance  
digital watch/calculator LED/LCD segment display Black and white/ low info. 
dab radio LED/LCD segment display As above, but in colour 
e- reader EPD BW/ large slow 
mobile phone TN LCD   Colour slow 
Nintendo DS IPS LCD Colour fast 
TV Monitor Colour large High Quality Colour fast 
HDTV Colour large fast High Quality Colour fast 
Transparent, 180 viewing OLED TV Colour high end  
 
 
 
This strategy of matching the display to the application is required mainly because large, fast, 
colour and high quality displays are currently not economical enough for commercialisation 
in low end applications.   This is largely because the backplane relies heavily on silicon as the 
semiconductor and therefore all displays shown above are currently produced via a batch 
process based on amorphous silicon active matrix backplanes made from Plasma Etched 
Chemical Vapor Deposition (PECVD) on glass.   In general, this is regarded as an expensive 
way to tackle large scale production.   In order to get to a sufficiently high enough volume 
these types of processes must be automated and this requires large capital investments.   The 
alternative is roll-to-roll processing, but as mentioned above silicon based transistors cannot 
currently be fabricated on flexible substrates. 
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1.1.3 Roll-to-Roll Processing 
 
The flat panel display (FPD) market across the world is set to rise.   This rise can be 
envisaged from the continuation of growth from current consumer electronic applications 
with additional commerce from the development of large area public displays and the 
emergence of addressable shelf labeling (price tags) and 3D displays.   Since current 
backplanes that make up an active matrix are made from transistors that can only be 
fabricated from non-flexible amorphous silicon in a batch process, there is an obvious way to 
drastically reduce production costs.   This would involve a move to a continuous roll-to-roll 
processing method.   Roll-to–roll techniques include very fast high volume processes such as 
gravure printing (the main method for printing newspapers), where speeds of up to 60 m
2
 s
-1
 
can be achieved.
7
 This could indeed drastically reduce production costs and enable larger 
display sizes.   There are many alternative roll-to-roll techniques, but they all require the 
development of solution processable and flexible materials, properties that are not 
synonymous with silicon. 
 
 
 
1.2  Solution Processable Materials 
 
As mentioned above, the key to move away from batch processing and enable roll-to-roll 
processing is the development of solution processable materials.   Currently, most of a 
display can be made from suitable materials for roll-to-roll processing, except for the active 
matrix backplane described above.   This is because the technological hurdle to accomplish 
this requires the use of a solution processable semiconductor.     
 
Obviously for solution processable semiconductors to succeed the performance of such 
devices must be sufficient to match or surpass the performance of amorphous silicon.   This is 
especially true since silicon devices are already very well understood and manufacturers tend 
to be reluctant to develop expensive new processing equipment.     
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One of the key performance indicators of semiconductor materials is the field effect mobility 
(µFET), where the peak value is normally quoted.   The field effect mobility of amorphous 
silicon is about 1 cm
2
/Vs and this figure has generally been the main target for OSCs.
8
  To 
the merit of the researchers involved in the organic electronics field, the last few years have 
seen significant advances in the development of solution processable OSC’s and bottom line 
performance has easily matched and possibly exceeded that of amorphous silicon.   Listed in 
Table 1.4 below are a selection of notable solution processable OSC’s developed so far.   Due 
to the potential size of the list it does not include any derivatives, but tries to include 
examples of the main types of OSCs.   This list has also omitted some other promising 
technologies like low temperature polycrystalline silicon (LTPS) and amorphous InGaZnO4 
(a-IGZO),
9
 which use solution processable precursors, but invariably need incompatibly high 
temperature annealing steps (e.g. 1hr at 500 
o
C for conversion to the semiconducting form). 
 
 
1.2.1  Organic Semiconductors 
 
There are many types of organic semiconductors in the public domain.   For the purpose of 
this report and to give a good overview of the type of OSCs available the materials have been 
separated into solution processable small molecules and polymers (Tables 1.4 (a,b) 
respectively).    Other notable semiconductors that are not solution processable are also listed 
in Table 1.4 (c).   Across all tables semiconductors with low mobilities <0.05 cm
2
/Vs are not 
included because they are deemed to be too low performing for even low end Electropheritic 
Display (EPD) applications.   Tables 1.4 a), b) and c) do not provide an exhaustive list and 
many new semiconductors are still constantly emerging.    
10 
 
Table 1.4.  a).  Typical solution processable small molecule OSCs.   Materials in red are predominantly n-type 
and those in black predominantly p-type. 
 
Compound Chemical structure  µFET 
 
(cm
2
/Vs) 
Notes/issues Ref. 
S1 PCBM   
 
1 • n-type 
 
10 
S2 Precursor 
Pentacene  
 S
N
O
O
 
1 • extra thermal 
conversion step 
needed 
11 
S3 TIPS 
Pentacene 
 
Si
Si
 
3 • light sensitive 12 
S4 Rubrene  
 
 
 
 
0.7 
 
• high 
temperature 
processing 
required 
• poor film 
formation 
13 
S5 PrPh PPX 
 
 
O
O C3H7
C
3
H
7
 
0.8 • air stable 14 
S6 C8-BTBT 
S
S
C
8
C
8
 
8-32 
 
• single crystal 
• p-type 
• air stable 
• deep HOMO~ 
•  -5.7 eV 
 
15 
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Table 1.4.  b).  Typical solution processable polymer OSCs.   Materials in red are predominantly n-type and 
those in black predominantly p-type. 
 
Compound Chemical structure  µFET 
(cm
2
/Vs) 
Notes/issues Ref. 
P1 rr-P3HT  
S
C
6
H
13
* *
n
 
 
0.2 • poor stability 
• p-type 
16,17 
P2 PQT 
S
S
S
S *
*
R
R
n
 
 
0.3 • poor stability 
• p-type 
• R typically C12H25 
18,19 
P3 PBTTT 
S
S
S S
*
*
C
14
H
29
C
14
H
29
n
 
 
0.2-1 • poor stability 
• p-type 
• liquid crystalline 
20,21 
P4 PTAA  
N
n
 
X X
Y
Z
 
 
8x10
-3
 • amorphous 
• air stable 
• HOMO = -5.3eV 
22 
P5 PIF8-
TAA 
 
N
*
*
C
8
H
17
C
8
H
17
C
8
H
17
C
8
H
17
 
0.04 
 
• air stable 
• possibly 
amorphous 
23,24 
P6 F8T2 
 
 
C
8
H
17
C
8
H
17
*
S
S
*
n
 
 
 
0.01 • liquid crystalline 
•  
25,26 
P7 
P(NDI2OD-
T2)  
 
 
N
N
*
O
C
10
H
21
C
8
H
17
O
C
10
H
21
C
8
H
17
S
S *
O
O
n
 
 
 
0.8 
 
• n-type 
• k insensitive 
• face on polymer 
 
27,28 
P8 CDT-
BTZ 
 
C
8
H
17
C
8
H
17
S S
N
N
S
*
*n
 
 
3.3 • high molecular 
weight 
• donor acceptor 
• deep HOMO 
 
29 
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Table 1.4.  c).  Some typical evaporated small molecule OSCs. 
 
Compound Chemical structure  µFET 
(cm
2
/Vs) 
Notes/issues Ref. 
S2 Pentacene 
 
3 • p-type 
• poor stability 
• ambipolar 
30-32 
S4 Rubrene  
 
 
 
20-40 • single crystal 
 
 
33,34 
 
 
Some of these solution processable semiconductors and their derivatives show very high 
performance in terms of mobility, but the semiconductor has to fit many other criteria to be 
commercially accepted.   This is why, currently, a true roll-to-roll fabrication line for OSCs 
has yet to be realized.   The closest product, at time of writing, is an e-reader named the 
Que
TM
, which will be the first e-reader to utilise a non-silicon based backplane.   This device 
however, will be slow to update information (much too slow for video rate) and it will not be 
colour, so there is significant scope for improved performance.
3
 
 
 
1.2.2  Potential Market 
 
As shown in the table above, there are many potential OSC materials available and some 
would be more suited to certain applications than others.    For commercialisation, there are 
three main markets to target; Electropheretic Displays (EPD) (e.g. e-readers), backplanes (e.g 
for LCD displays), and the radio frequency identification tags (RFID) market for item level 
labelling.  The LCD display, backplane market is open to cost reduction via cheaper and 
larger size displays (i.e. the replacement of the a-silicon FET batch process with low-cost 
continuous processing).  A further argument in favour of fabrication from roll-to–roll 
processing comes from the fact that GEN 10 (the glass substrate size that is currently the 
standard) is now regarded as the last generation in glass size and additional size increases are 
thought to be no longer profitable.    
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For the EPD market cheaper materials and flexibility will allow new applications such as 
very large area displays (e.g. menus, football stadium adverts, etc.), but will also enable niche 
markets such as price tag information displays that can change the price of items depending 
on their availability or the remaining shelf life of a product.   EPD applications currently only 
require semiconductors with mobility in the range of 10
-2
 cm
2
/Vs since the speed of the 
display is restricted by the slow (~1 Hz) front plane. 
 
 
Finally, on a longer term, cheap (RFID) tags could be made to replace the bar code seen on 
item level packaging.   Where cheap, in this sense of the word, crucially means extremely 
cheap, a prerequisite that will open the market to applications such as disposable security tags 
and more intelligent price tags.   The advantage here would ultimately mean that a trolley full 
of shopping could be billed without the items needing to be scanned via a line-of-sight bar 
code reader.   This would reduce labour costs in supermarkets and could add functionality 
such as adding a scanner to your fridge, so that the fridge can tell you when an item is out-of-
date or what should be ordered.  Another application, albeit further into the future, is the 
incorporation of complementary metal–oxide–semiconductor (CMOS) like circuits.   This 
type of circuit can become more efficient than standard circuits with respect to its 
performance per component.   This is due to the incorporation of p- and n-type transistors 
within the same circuit.   This type of circuit has built in noise immunity and greater 
accessibility to low off current circuits.     
 
 
An additional element that must be mentioned here, is that the mechanical flexibility of 
organic semiconductors (as opposed to rigid silicon wafers) works in two ways: mainly to 
enable roll-to-roll processing as mentioned above, but also for the additional functionality as 
a result of using mechanically more robust materials and the ability to incorporate flexibility 
into the actual device (e.g. rollable and conformable displays see Figure 1.7). 
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Figure 1.7  An example of a flexible display from Plastic Logic using an EPD from E Ink®.
35
  
 
 
1.2.3  Cost  
 
When considering roll-to–roll production and high throughput applications the cost of a 
material should always be considered.   An easy way, as a first check, as to whether the cost 
is suitable would be to consider the cost of the raw materials and evaluate this in combination 
with the number of steps in the synthesis and the yield in each step.   Furthermore, the 
material should be commercially acceptable i.e. not restricted or highly toxic, easy to purify 
and reproducible, e.g.  if it is a polymer, the polydispersity should be controllable, since this 
can affect the performance and rheology of any formulations.   The cost issue is investigated 
in Chapter 3 of this thesis. 
 
 
1.3  Structural Classes of Semiconductors 
 
For the purpose of clarity, the Table 1.4 above broadly classified the OSCs in terms of small 
molecules, polymers and other notable OSCs.  In this section details of the different structural 
classes of semiconductors are described.   It is now known that the OSC’s microstructure as 
well as it’s molecular structure, especially at the OSC/dielectric interface, is heavily 
15 
 
influential on the material’s performance.   For this reason it is also important to understand 
that the microstructure of the OSC and structural modification is one of the main tools that 
can be used to influence the materials performance.   The sections below outline each of the 
main and important structural classes, which are described in order of decreasing molecular 
order.   In fact the amount of ordering is generally regarded as a good indication of how high 
the mobility of the material is likely to be.   It must be noted however, that nearly all of the 
transport, occurs at or very near (within 5 nm)
17
 of the OSC dielectric interface, so bulk 
properties do not always match the properties seen at the interface. 
 
 
1.3.1  Crystalline Small Molecules 
 
These molecules generally have the highest level of molecular ordering and when grown into 
a single crystal can thus yield the highest known mobilities for organic matter (1-40 
cm
2
/Vs).
36
  Indeed, the cooling of some single crystal semiconductors will reduce phonon 
scattering and therefore increase mobility, indicating band-like transport.
34
  Generally, 
however, films created from small molecules do not normally form a single crystal and as a 
consequence will form multiple domains across the channel of a transistor.   The grain 
boundaries between these domains often concentrate impurities and adversely affect 
transistor device performance.   Deposition (film formation) for this type of OSC can, in 
addition, be challenging.   Some small molecules need e.g.  suitable annealing steps to obtain 
the necessary ordering,
37
 others may crystallise too readily and form non-continuous 
polycrystalline films that are not sufficiently connected for charge transport.   The blending 
of an inactive material, which plays no role in transport but improves film formation can lead 
to improved microstructure ordering.  Neutron reflectivity measurements of deuterium 
labeled TIPs-pentacene (S3) was used to show that the active OSC can improve µFET in both 
top and bottom gate devices  since the OSC concentrates at either or both of the OSC’s film 
surfaces.
34 
 
 
1.3.2  Thermotropic Liquid-Crystalline Small Molecules 
 
Liquid crystalline (LC) materials are a fascinating class of organic semiconductor because 
they can have several different levels of ordering from the same molecule.  An example of 
16 
 
such a material is the quarter thiophene diene derivative (Figure 1.8) featuring a reactive 
mesogen end group.  This material displays two crystalline and two smectic (SmH and SmG) 
LC phases.
38
 The LC phases can be used to access better molecular ordering when 
incorporated into the active layer of a device, for instance by heating the material into its 
isotropic phase a “mono-domain” is obtained.  Upon controlled cooling to room temperature 
more ordered phases are created without inducing a large proportion of grain boundaries.  
The diene end group substitution is employed to enable crosslinking and thus provides the 
potential to freeze-in the desired LC phase.   The optical micrograph in Figure 1.8 (b) shows 
individual grains and their associated grain boundaries during fast >10 
o
C/min cooling rates.   
We have experienced however, that despite the ability to form ordered mono-domains the 
crosslinking exercise can disrupt the otherwise well ordered packing.    
 
 
       a) 
 
 
 
                b) 
 
 
 
 
 
 
 
 
 
Figure 1.8.  a) Structure of a cross-linkable quaterthiophene diene. b) Optical micrograph under 
crossed polarisers showing smectic G mosaic texturing of this reactive mesogen (taken at 97 
o
C 
during heating) cycle. The scale bar is 100 µm. The arrows indicate the direction of the crossed 
polarisers. 
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1.3.3  Polymers 
 
Since polymers are the main class of materials investigated in this thesis this section will be 
split into three, further subsections (semicrystalline, liquid crystalline and amorphous 
polymers).   One could argue for many more subsections since the breadth and diversity of 
polymers is immense.   The term polymer comes from the Greek πολλά μέρη  (polus meros),  
which means many parts and literally is derived from a “monos meros”, which means single 
part i.e.  a monomer that is capable of creating covalent bonds with other monomers.   
Typically, a polymer refers to 100 or so reacted monomers, below this number, with less 
monomers the term oligomers is used.   The number of monomers can have a very large 
affect on the physical properties of a polymer including, but not limited to important 
microstructure defining properties such as rheology and crystallization.   A critical change 
happens when the macromolecular chains are sufficiently long to entangle, which can 
indirectly be estimated; by plotting elongation at break at different molecular weights (Table 
1.5)
39
 or more commonly from melt viscosity measurements. 
 
 
Table 1.5.  Elongation at break of melt-compression of P3HT of three different weight-average 
molecular weights (Mw).   The data illustrates the transition from a non-interconnected microstructure 
to an entangled one.
39 
 
Mw  
(kg/mol) 
Elongation at break  
  (%) 
17 8 
48 28 
344 290 
 
 
 
Another important and influential property which is particularly relevant in polymer 
solidification is their rate of crystallisation. One key factor is the molecular weight as 
demonstrated by Magill et al. (Figure 1.9).
40
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Figure 1.9   Spherulite growth rate vs crystallization temperature for different fractions as extracted 
from Magill et al.
40
 
 
 
The maximum rate of crystallisation occurs generally halfway between the material’s Tg and 
Tm.  The crystal growth rate was also found to depend on molecular weight and the 
crystallisation temperature.  Obviously, if the material is below the Tg (glass transition 
temperature) or above the melt there will be no crystallization, thus the peak growth rate is 
between Tg and Tm (melting point).   Notably, a low molecular weight fraction added to a 
high one would yield a substantial increase in spherulitic growth rate.
40
  These observations 
are also pertinent to post film formation annealing conditions.    In addition, the make-up of 
the polymer is critical.   An example is the difference in the ability of a random copolymer to 
cystallise compared to an alternating A-B co-polymer or whether the material is isotactic, 
atactic or syndiactic.   Isotactic polymers typically crystallise to a large degree but the atactic 
do not; the former is due to the ability of the polymer chains to approach one another.   This 
is complicated by factors such as solvent vapour pressure, concentration, solvation power 
which have a significant effect on the crystallization dynamics of a polymer.   Another 
19 
 
important consideration is the crystallisation rate from solution, which will affect the 
crystallite size and influence the film properties.   Obviously semicrystalline polymers will 
behave differently from amorphous ones and for this reason they are treated specifically 
below. 
 
 
 1.3.3.1  Semicrystalline Polymer Semiconductors 
 
The semicrystalline polymer semiconductor class of material is probably the most studied 
family.  A schematic illustration of this type of polymer is given in Figure 1.10.  It is thought 
that the long chain nature of this material assists film formation, while semicrystallinity (i.e. 
partial molecular order) is to aid charge transport.   One of the most investigated materials of 
this class is P3HT (P1, Table 1.4).   Film formation is better than that of small molecules due 
to the higher viscosity of polymer formulations and the entangled nature of the polymer.   
P3HT is a versatile material which can be easily synthesised in high purity and is regarded as 
the benchmark or fruit-fly of polymer semiconductors.   The behaviour of this material is 
fairly well understood and a feature of this material, depending on your perspective, is that its 
performance is highly process dependent.   This enables the study of a multitude of concepts 
that can be investigated, from the influence of regio-regularity to the effect of annealing.   
This thesis is predominantly based on P3HT and further introductions will be given in 
Chapters 4 and 5 detailing the specific properties of this polymer that are under investigation. 
 
 
 
Figure 1.10 A schematic representation of a semicrystalline polymer, the red regions highlight the 
ordered or crystal regions.   The black regions show the amorphous portions.   The crystal 
connectivity as well as the molecular weight, entanglements, etc. should be considered when 
assessing polymer behaviour. 
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 1.3.3.2  Liquid Crystalline Polymers 
 
In a similar role to the Liquid Crystalline (LC) small molecules the LC phase in e.g.  
poly(9,9-dioctylfluorene-co-bithiophene) (F8T2 P6) shown in Figure 1.11 a)
25
 can be utilised 
to induce improved molecular ordering.   Heeney et al. employed an sp
2
-hybridized carbon at 
the 9-position of F8T2 to yield the coplanar conformational structure shown in Figure 1.11 b) 
which facilitated co-facial aggregation of the material and improved transport properties.
41  
Further to this the LC phase can be used to promote uniaxial alignment of the molecules in 
the direction of the transistor channel (the direction of charge transport).   This can be 
achieved with alignment layers such as polyimide, which was for instance demonstrated by 
Kinder et al.
26
  
 
 
 a)                                                            b) 
 
 
  
 
Figure 1.11  a) Schlieren texture observed by crossed polarized optical microscopy in a liquid 
crystalline polymer film which has been heated to the nematic phase.  The scale bar is 50 µm. b) The 
chemical structure of a co-planar polyfluorene derivative.
41 
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 1.3.3.3  Amorphous Polymers 
 
For use in field effect transistors interest in the class of amorphous polymers has recently 
gained momentum.   Previously, amorphous polymers (or polymers of a low degree of 
crystallinity) were not well studied due to the general assumption that good molecular 
ordering is required to realize good device performance.   There have, however been recent 
publications showing that this is not necessarily always the case and high mobilities of 0.05 
cm
2
/Vs
 24,42
 and 0.2  cm
2
/Vs
43
 can be obtained with such materials (P5, Table 1.4 b)).   The 
amorphous nature and associated material behavior is compelling as this type of material 
indicates that no special deposition techniques are needed to obtain the “correct” 
microstructure.   Intuitively, this type of material would have the largest processing window 
and consequently should be a very low-cost solution for incorporation into a process line.   
One question is, whether or not a material that is amorphous in the bulk, is indeed, also 
devoid of microstructure at the interface, especially when it involves high performance 
semiconductors; this, however would be very difficult to determine since the surface is a 
small proportion of the material and can be strongly influenced by the preparation technique 
employed for the sample analysis.  
 
 
1.4  Device Physics 
 
1.4.1  Transport Processes 
 
As can be seen from the molecular structures of the materials in Table 1.4 (a,b,c) (Section 
1.2.1) organic semiconductors have a certain degree of conjugation (alternating single and 
double bonds).   The carbon atom has 4 bonding electrons (Figure 1.12 a), which can form 
three types of hybridized orbital sp, sp
2
 and sp
3
.  The allotrope known as diamond undergoes 
sp
3
 hybridization, where all four electrons form equivalent, tetrahedrally oriented bonds, all 
of the electrons are bound to their orbitals and therefore unavailable for conduction.  Graphite 
on the other hand has 3 planar oriented sp
2
 hybridized bonds, leaving one non-sp
2
 hybridized 
electron per atom.  This remaining electron is free to form a π-bond with a neighboring atom 
(Figure 1.12 b)).  These π-electron bonds are able to interact with adjacent double bonds to 
create delocalized π-electron clouds.  This delocalisation allows electrons to move around 
freely within the conjugated part of the planar molecule and this freedom is a prerequisite for 
22 
 
charge transport within an organic molecule.  On an intermolecular scale the packing of these 
molecules is important for hopping to neighboring molecules and consequently for realizing a 
good mobility within the material (Figure 1.12 c)).  A typically good performance is achieved 
if the distance between conjugated stacks is low, and it is believed that the smaller this 
distance is the better the charge transport.  Indeed, typically the π stacking distance should be 
< 0.4 nm for polymers
44
 and < 0.35 nm for small molecules.
45
  
    
 
 
 
      
 
 
   
 
 
 
 
 
 
 
a)             b)             c) 
 
 
Figure 1.12.  The schematic illustration of; a) the electronic configuration of a ground state carbon 
atom (bottom) and the electron arrangement as a result of sp
2
 hybridization (top). b) The remaining 
2pz electron highlighted in red is employed in the formation of an acene π-bond. Interaction with 
adjacent π-bonds creates a delocalized cloud of electrons, which are free to move through the 
molecule c) A schematic illustration of stacked layers of the conjugated polymer P3HT (P1,Table 
1.4 b)). 
 
 
Predictions based on modeling the transfer integral, which is obtained from intermolecular 
wave function interactions of single crystal devices, match performance figures.
46
   For 
further reading consult Bredas et al.
47
  This is further supported by calculations for small 
molecule single crystal semiconductors with a high degree of atom to atom interaction where 
large transfer integrals are realized due to close edge to face or edge to edge intermolecular 
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interactions leading to high charge carrier mobilities.  Figure 1.13 a) shows calculated 
isosurface plots of the HOMO of pentacene molecules demonstrating preferential edge to 
face alignment of two pentacene molecules.   If the molecular packing offers slipped 
stacking, in either direction with respect to the neighboring molecule or the HOMO (in the 
case of p-type) lobes are aligned in a lobe-node rather than lobe-lobe fashion then the transfer 
integrals are reduced (Figure 1.13 b)).
 
 Brédas et al. provide a demonstration of this 
correlation with an example of anthracene, which shows a relatively large slip with respect to 
pentacene.
48
    
 
 
a)       b)  
 
Figure 1.13  An example of homo-homo edge to face interaction of pentacene molecules.   The 
isosurface plot was calculated from Gaussian 2003W modeling software using the iso-value M.O.= 
0.02 and density = 4x10
-4
.  (a) Edge to face interaction; (b) slip stack arrangement with the arrow 
highlighting a subtle lobe to node interaction, which could be less favorable for hole transport. 
 
 
 
1.4.2  Types of Semiconductors: n- and p- Type  
 
Further to the structural differences portrayed in Tables 1.4 a),b) and c) there are two other 
main classes of semiconductor known as p-type and n-type semiconductors (p- and n- denote 
positive and negative respectively).   This is not the classic differentiation used in silicon 
semiconductors, where the doping species i.e. adding free electrons or holes denotes the 
semiconductor type, but describes whether or not the material is operated predominately as a 
hole (lack of an electron transporting) (p-type) or electron transporting (n-type).
49
 An organic 
field effect transistor works by polarizing the gate, which in turn accumulates charges 
injected from the electrodes or present in the bulk (for an extrinsic inorganic semiconductor) 
to the semiconductor/dielectric interface.  At a high enough charge concentration a 
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conductive channel is formed, which can be modulated by the potential applied to the gate 
electrode.   The conductive channel will allow current to flow when a source drain bias field 
is applied.   The extent of the current and therefore its performance is affected by many 
parameters.   One such parameter is dependent on the quality of the electrode/semiconductor 
contact and can be quantified as contact resistance Rc, which relates to how easily a charge is 
injected into the semiconductor and depends on either the physical contact, microstructure 
and/or how well the energy levels of the contact electrode are matched to the semiconductors 
highest occupied molecular orbital (HOMO) (p-type) or lowest unoccupied molecular orbital 
(LUMO) (n-type).   Ambipolar devices are possible, where both hole and electron transport is 
observed.
49,50
  This can occur when the energy levels of the HOMO and LUMO compared 
with the electrode work functions are correctly matched.   Szendrei et al. demonstrated this 
with a blend of P3HT (P1, Table 1.4 b)) with P(NDI2OD-T2) (P7, Table 1.4 b)) resulting in 
balanced ambipolar charge transport for holes and electrons.  In this paper the ambipolar 
transport was shown despite a ~0.9 eV mismatch between the LUMO level of the n-type and 
the gold work function as shown in Figure 1.14.
28
 
 
 
P3HT: P(NDI2OD-T2) blend 
 
Figure 1.14  Energy level diagram of P3HT (P1, Table 1.4 b)) (black energy levels) and P(NDI2OD-
T2 (P7, Table 1.4 b)) (red energy levels) blend, red arrow illustrates the injection barrier (~0.9 eV) for 
the gold electrode and P(NDI2OD-T2).28 
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1.4.3  Mobility 
 
As mentioned above the mobility is the key value of merit for the use of organic 
semiconductors in applications such as FETs.   The higher the mobility the faster and the 
more advanced the electronic circuits can be made (i.e.  video rate/colour).   This is especially 
important for current driven devices such as OLED displays, where high currents are needed 
to drive the pixels.   Mobility is literally the drift velocity of charge carriers per unit of 
electrical field.   In an FET, the mobility (µFET), can be calculated from the current and 
voltage (I-V) characteristics of the transfer curve (Figure 1.15.) in the linear or saturated 
regimes of the device operation.   In the linear regime, where the drain current increases 
linearly with drain voltage the following approximation is used: 
5
 
 
 
          (1.1) 
  
Where IDS is the drain source electrode current, W is the FET channel width, L the channel 
length, Ci the gate dielectric capacitance, VGS is the bias applied across the gate to the source, 
VT is the threshold voltage (obtained from the x-axis intercept from extrapolation of the 
linear fit to IDS
½
 versus VGS) and VDS is the bias across the drain source electrodes.   VDS< 
(VDS(sat)) must be satisfied in the linear regime.   The derivative of the approximation can be 
equated to the slope of the transfer derived from the transconductance:
5
  
 
  
          (1.2) 
 
In the saturated regime where VDS ≥ VG the carrier density no longer increases with the 
applied gate field and eventually pinches off, therefore VDS can be equated to (VGS-VT) and 
substituted into Equation 1.1 yielding: 
 
 
          (1.3) 
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From Equation 1.3 by finding the slope of the linear extrapolation of IDS
 ½
 versus VGS in 
saturation regime the mobility can also be derived where m
2
sat = (δ√IDS/δVGS)
2
: 
 
  
           (1.4) 
 
The transfer curve is generated from the I-V characteristics of the FET device that has been 
fabricated from the OSC in question.   This is done by applying typically -5 V (linear) or -60 
V (saturated) to the source drain electrodes of the device and then applying a sweep bias to 
the gate, typically sweeping from 20 to -60V.  The gate bias polarizes the dielectric, much 
like a capacitor, which attracts charges to the semiconductor-dielectric interface as already 
alluded to above.  These charges form a conductive channel and when the source-drain bias is 
applied a current can flow.   In this way the linear and saturated regimes can be investigated 
and information from the transfer plot can be obtained including device mobility, on off ratio, 
hysteresis shown from forward and reverse scans, threshold voltage, sub-threshold slope and 
gate leakage (see Figure 1.15). 
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Figure 1.15  Transfer plot of a high performance organic FET.  (black line)  I-V values for saturated regime; 
(blue line) I-V values for linear regime; (green line) saturated mobility: (red line) linear mobility; (blue 
circles) off and on current.   
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It can be seen from equation 1.4 that if the capacitance is increased the output current of the 
device (ISD) will also increase.   Capacitance, however, is restricted by the dielectric material 
and its breakdown strength; if it is too thin pin-holes and contaminants will create unwanted 
leakage currents.   The geometry of the device is also important; the smaller the channel 
length the higher the potential mobility, but this is restricted by the capability of current 
patterning techniques due to limitations in resolution for structuring of the source-drain 
electrodes.   As a guideline, generally a mobility of > 0.01 cm
2
/Vs is required for current EPD 
displays and > 0.5 cm
2
/Vs for next generation displays, but higher performance materials will 
leave more headroom for scale-up.    
 
Another plot used to characterize OFET devices is the output plot shown in Figure 1.16.   In 
this case the current (ISD) is measured whilst sweeping the source drain voltage (VSD) at 
constant gate biases (VG) typically at VG = 0, -15, -30, -45 and -60 V.  This type of 
characteristic can reveal information regarding the quality of injection and saturation 
properties of the device.    
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Figure 1.16  Output characteristic of a P3HT device comprising Si3N4 as the bottom gate dielectric. 
 
From the graph it is evident that there is an ohmic contact for this particular P3HT device; 
this would be expected as the work function of the gold electrodes (~-5 eV) is relatively well 
aligned with the HOMO level of the semiconductor (~-4.9 eV).  Typically, non-linearity in 
the linear regime of the output plot will be an indication of a non-ohmic contact from the 
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injecting electrode to the semiconductor, shown in Figure 1.17 where the non-ideal super-
linear linear region is highlighted.  Figure 1.18 on the other hand indicates good injection. 
 
 
 
Figure 1.17  Output characteristic of an organic FET showing non-ohmic charge injection. This is 
manifested by the super-linear dependence of ISD with VSD in the linear region, (VSD<<VG). The red 
line illustrates the I-V characteristic that could be expected from a Schottky diode. Adapted from Tsao 
et al. 
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Figure 1.18  Output characteristic of a P3HT device (Si3N4 as the bottom gate dielectric) emphasizing 
the linear region of operation showing that there is no evidence of contact resistance. 
Super-linear 
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1.4.4  Linear versus Saturated Mobility 
 
Both regimes of linear and saturated mobility are of interest to the device physicist.   If the 
transistor is working well then the linear and saturated mobilities should be equal.   Plots in 
the literature often show merely the saturated mobility, which has been extrapolated from the 
super-linear region of the transfer characteristic.   The mobility value obtained from these 
types of plots is often an over estimate of the actual mobility and the error is squared; in 
reality it shows that the device is either not working correctly or the mobility is highly gate 
voltage dependent.   Furthermore when VSD becomes equal to the gate voltage, VG, the field 
becomes distorted resulting in a non-uniform field along the channel.  Deducing the saturated 
mobility provides thus a true estimate only if the mobility is field independent.  Ideally the 
linear mobility should be used to compare device performance: however linear mobility can 
be an under-estimate due to susceptibility to poor injection at lower VSD fields.
51  
 
 
 
 
1.4.5  Charge Trapping 
 
The mobility of a charge can be reduced or the charge trapped for various reasons including 
the presences of crystal gain boundaries, dislocations, backbone twists of the organic 
semiconductor leading to reduced packing density
52
, impurities
53
 or chain folds,
54
 chain end 
capping groups.   Traps can originate from the dielectric
22
 or the semiconductor and can be 
reversible or non-reversible.   Traps causing an irreversible threshold shift can be limited by 
illumination.
 
These particular traps are thus caused by the semiconductor and not the 
dielectric.
55
    Charge distortions in the dielectric can be relieved by using low k dielectrics or 
interface layers.
67
   Depending on the time scale of the electrical sweep, traps causing bias 
stress effects can lead to inaccurate mobility calculations.
57
  This is because when bias stress 
occurs within the time scale of the transfer sweep hysteresis is observed: this will lead to an 
overestimate of device mobility on the forward scan and what will look like a gate dependent 
mobility on the reverse scan.
51,57
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1.4.6  Injection of Charges 
 
 
For an electron to leave a conducting material’s surface (in order to enter the LUMO level of 
a semiconductor) a minimum amount of energy is required.   This is the lowest amount of 
energy required to remove an electron from the surface, known as the work function and 
measured in electron volts (eV).   For screening and reliable measurement of the optimal 
performance of an OSC the LUMO or HOMO must be matched to the work function of the 
device.   If, for example, the work function of the electrode and the HOMO (in the case of p-
type semiconductors) are not correctly aligned there will be an activation energy associated 
with this process and this type of contact is said to be non-ohmic (Figure 1.19).   Although, 
field dependent injection is poorly understood it is known that a large energy gap can 
manifest itself as contact resistance Rc reducing the current flow in the device.   Rc can be 
reduced thermally or by illumination.
58
   As the channel length of a device is increased the 
channel resistance Rch increases, but the contact resistance Rc remains the same.   On this 
basis the effect of a non-ohmic contact can be mitigated by large channel length devices.   
Furthermore, since the channel resistance (in the linear regime) varies linearly with the 
channel length and the contact resistance stays the same, a figure for Rch can be obtained by 
plotting the total resistance as a function of channel length for 4 to 5 devices of different 
channel length and extrapolating to zero (see the example given in the Appendix).
50,59
  
Alternatively, one can utilise gated four-point probe measurements
60
 or Kelvin force atomic 
force microscopy (AFM).
40
  Ideally, OFET devices with ohmic contacts, as discussed above 
are preferable.  The section below outlining contact treatments explains how the modification 
of electrodes with thiols (Section 1.5.3 Electrode Materials) can be used to overcome poor 
charge injection.   Cheng et al. demonstrated that the contribution of OSC layer thickness to 
contact resistance (known as access resistance) affects a device, where injected charges need 
to travel through the bulk of the semiconductor to reach the accumulation layer.
60
   Some 
OSCs may normally be p or n type – however, the predominant transport carrier type can be 
dictated by the injection process at the electrodes rather than the transport and trapping 
properties of the material. 
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a) Pentacene (p-type)    b)  P(NDI2OD-T2) (n-type) 
 
 
c)  F8BT injection barriers 
 
 
Figure 1.19  Energy level diagrams of three well known semiconductors  a) Pentacene (S2, Table 1.4 
a)), a p-type semiconductor with ohmic contact of Au electrodes to its HOMO level  b) P(NDI2OD-
T2 (P7, Table 1.4 b)) from Polyera corporation; an n-type semiconductor an ohmic contact of Al 
electrodes to its LUMO level. c) F8BT (P6, Table 1.4 b)) shows non-ohmic contact, where an 
injection barrier for both holes and electrons is present (illustrated by the red arrows).
60
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1.4.7  Dependence on Dielectric Permittivity 
 
In order to realise sufficient device performance for flat panel display applications the 
mobility of the OSC should generally be >1cm
2
/Vs.  Due to the somewhat limited 
performance of organic semiconductors compared with amorphous silicon, optimisation is 
necessary.   Taking into consideration Equation 1.1 used to calculate mobility, one way to 
achieve higher performance is by the reduction of the thickness of the dielectric; however this 
approach is not always possible.    Therefore it is reasonable to assume that a more beneficial 
way for getting a higher performance for the same material is to increase the dielectric 
constant (k-value) of the gate dielectric.   Some recent work has, however, shown that high k 
dielectrics give poor performance devices. Figure 1.20 shows how the mobility is severely 
affected by the dielectric constant of the dielectric for rubrene (S4, Table 1.4 a)) devices.
61,62
  
Several OSC materials experience this k dependence and this is not fully understood.  This 
area is further investigated in Chapter 4.   
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Figure 1.20   Mobility dependence of gate insulator permittivity for top and bottom gate devices made of 
rubrene (S6, Table 1.4).
61
   The inset shows the same data in the log scale. 
 
 
1.4.8  Stability 
 
In the field of organic electronics stability generally refers to ambient stability and many 
early organic semiconductors were relatively unstable.
63
   Instability of such materials is not 
desirable for use in a roll-to-roll processesing, since a poor environmental stability unduly 
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complicates fabrication and limits the end use application.   Typically, materials with a 
HOMO energy of around -5.1 eV (please note that the energy level is subject to ±0.5 eV 
variation depending on the technique used to measure it) or deeper are believed to be stable to 
unintentional (p-type) doping from water and oxygen in the environment.   Doping typically 
refers to impurities generated from an unwanted reaction of the semiconductor with the 
environment that affects the electrical characteristics of a semiconductor to typically give a 
very poor device off-current and higher conductivity.   P3HT, which has a HOMO energy of 
about -5.0 eV, is readily doped when exposed to air (albeit partially reversible).
64,65
  
McCulloch et al. synthesised PBTTT (P3, Table 1.4 b)) which showed improved stability 
especially when stored in a dry atmosphere.   This improved ambient stability was attributed 
to reduced delocalisation of electrons along the backbone resulting in a deeper ionization 
potential, although increased ordering within this polymer may also help to inhibit diffusion 
of ambient molecules into the semiconductor film.
20  
 FETs made by Georgakopoulos et al. 
presented highly stable transistor performance from high ionization potential semiconductors 
where the HOMO is measured to be -5.4 to -5.5 eV in PIF8-TA1 (a close analogue to P5 in 
Table 1.4 b).
42
  An alternative approach to increasing stability was demonstrated with PrPh 
PPX (S5, Table 1.4 a)) a solution processable material reported by Kobayashi et al.  The 
HOMO energy of this molecule was only -5.1 eV but its air stability was maintained for 
several months.   The improved stability was attributed to the introduction of a hetero atom 
and phenyl groups effectively blocking reactive sites.
14
  For n-channel devices typically 
raised workfunction electrodes e.g. calcium are used to benefit injection, however these 
electrodes tend to be themselves easy to oxidize and result in reduced device stability.  
 
 
For the purpose of research, working in an inert atmosphere helps to avoid problems 
occurring from materials where their stability is questionable.   Typically, in the ambient 
environment the level of doping of an organic semiconductor can be reduced by decreasing 
light levels and implementing humidity control, but it must be considered that the latter is 
expected to be prohibitively expensive for final production facilities.   In contrast the use of a 
material with a deeper HOMO energy is industrially feasible: however a consideration should 
also be made not to make the energy level too deep since this will introduce a high contact 
resistance (described above).    
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Further to environmental stability there are other important stability factors that can have a 
bearing on whether a material can be used in a process namely formulation stability (e.g. 
sufficient solubility), thermal stability, bias stress stability etc. One example of the former is 
the work of Ong et al.  who used ultrasonic agitation to create a suspension of nano-particles.  
This provided better formulation control and stability for PQT (P2, Table 1.4 b)) OFETs.
19
   
Note though that device the stack will often provide its own passivation and thicker films will 
mitigate the negative effects of the environment. 
 
 
 
1.5  Device Architecture 
 
In order to extract the key performance properties of organic semiconductors the mobility of 
charges in the material needs to be determined.   Typically, mobility of a semiconductor can 
be extracted from the transfer plot of an FET structure (see Section 1.4.3) or from time-of-
flight (TOF) measurements.   TOF is more suited to assess bulk transport, for example for 
OLED or OPV design.  FET mobility is suited to this work, where bulk transport is not as 
important to the operation of the device, 
17
 as most of the transport in organic FETs occurs in 
the first few layers of the OSC interface.   FET devices can be made from two main 
geometrical configurations.   The most suitable configuration depends on the semiconductor 
properties and takes into account the compatibility of the materials to the processing 
conditions, mainly the solubility and stability.   The following two device configurations are 
utilised in this study: bottom-gate bottom contact and top-gate bottom contact (Figure 1.21 a) 
and b) respectively).   Device performance can depend on the device configuration that is 
utilised; Sandberg et al. showed improved performance for a top gate geometry.  This was 
attributed to better film morphology, but this study was restricted to P3HT as the 
semiconductor.
66
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a)       b)  
 
                         
 
 
c)       d) 
 
 
 
 
 
 
 
 
 
 
 
Figure 1.21   Schematic illustration of the following FET configurations a) top gate, bottom contact, 
and b) bottom gate bottom contact, c) top gate top contact and d) bottom gate top contact. 
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a)                          b) 
 
 
 
 
 
 
 
 
 
Figure 1.22 Micrographs of bottom-gate bottom-contact FETs used in this thesis.  The channel 
length, which is the distance between the electrode finger structures is a) 20 µm and b) 15 µm. 
 
 
Bottom gate devices are useful since the dielectric can be made from SiO2, a material that is 
highly resistant to solvents used for cleaning and semiconductor deposition.  In addition, it 
suffers only from very small leakage currents providing the ability to fabricate devices with 
very low off currents with potentially high on-off ratios.   Typically, SiO2 is thermally grown 
to a very precise thickness on a silicon wafer.   The source and drain is then photolithically 
patterned and structured with lift-off technique. Using this technique reproducible devices 
can be fabricated (Figure 1.22), which also act as a reliable substrate for the deposition of the 
semiconducting layer in a subsequent step.   Furthermore, these substrates are more 
convenient for inert processing since the OSC layer can be deposited as the last step from 
within a glove box.   One consideration for selecting SiO2 as a dielectric is the relatively high 
level of polar disorder which can affect some OSCs (see Chapter 4). 
 
 
Top gate devices are fabricated by depositing the gate dielectric after the OSC.   This method 
can promote better microstructure ordering since the OSC is not influenced by the dielectric.   
They are also useful for facilitating film formation since the substrate surface can be modified 
to suit the OSC.  The disadvantages of this architecture includes less convenient device 
fabrication and limitations relating to the types of dielectric that can be used. 
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1.5.1  Dielectrics  
 
The gate dielectric is the material in the FET that provides the buildup of charge near to the 
transport layer, much like a capacitor builds up a charge at one of the capacitor’s plates.   The 
electric field across the dielectric, through application of a gate bias, induces charges at the 
interface between gate dielectric and the semiconductor, which will enable a sufficiently high 
current to flow when a source-drain bias is applied.   In the past, the influence of the 
dielectric other than its ability to induce charges into the semiconductor was somewhat 
neglected.   However, recently, attention to this component has significantly increased.
61,62,67-
69,
  The role of the dielectric as a functional layer in the device is very important (see Chapter 
4).   Thereby, various aspects need to be considered. For example in a top gate configuration, 
it is important that the solvent used to deposit the dielectric is orthogonal to the OSC layer 
otherwise the dielectric/OSC interface will be damaged.   On the other hand, in bottom gate 
devices the dielectric surface energy can profoundly affect the OSC microstructure and 
therefore its performance (see Chapter 4).
69
  The dielectric must be stable enough to 
withstand the solvent used for the OSC and must have high enough surface energy in order to 
allow wetting and subsequent layer formation.   The choice of the dielectric will also depend 
on other properties such as its dielectric breakdown strength, which should be greater than 
about 1 MV/cm, subsequent processability (e.g. patterning) and properties like low leakage, 
which can depend on the application, but should be typically less than 10
-8 
A.
70
   Other 
important considerations will include e.g. coating properties, cost etc. 
 
 
1.5.2  Modifications of the Gate Dielectric with Self Assembled Monolayers  
 
Semiconductor materials tend to transport charge more effectively when they have the most 
efficient molecular packing.   The classic example of this is P3HT (Figure 1.12 c)), where the 
polymer layer should feature a π - π stacking direction parallel to the substrate surface.   A 
self assembled monolayer (SAM) can be used to reduce the surface energy of the gate 
dielectric and promote this alignment, therefore enhancing the device performance i.e. 
mobility.
17
  One example of this type of SAM layer is octyltrichlorosiliane (OTS) shown in 
Figure 1.23, which is known to form an interfacial monolayer, where the molecules align 
perpendicularly to the surface.   OTS provides a new, low energy, hydrophobic surface which 
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is favourable for device fabrication using P3HT.   Xiao et al. demonstrated the process 
dependence of the deposition technique used for the OTS monolayer and showed that vapor 
phase deposition gave more consistent results. This improvement was attributed to the 
improved ordering from the hydrophobic surface created by the high quality OTS layer.
71
   A 
detailed description of the OTS treatment used in this thesis is described in Chapter 2. 
 
 
 
 
 
 
 
Figure 1.23  The chemical structure of octyltrichlorosiliane (OTS), which can be used to modify the 
surface energy of SiO2 Surface. 
 
 
1.5.3   Electrode Materials 
 
Gold is a good choice of electrode material for organic semiconductor screening (aside from 
its cost).   The work function ~ 4.9 eV is at a similar level to the HOMO energy of many 
organic semiconductors, including the well investigated P3HT (P1, Table 1.4 b)).
60
  If the 
HOMO or LUMO of the OSC is not correctly matched to the device electrode one can exploit 
the fact that gold will provide a strong covalent bond with sulphur.   Hong et al. used for 
instance thiols to modify the work function of a given electrode where the work function shift 
is achieved from the size of the intrinsic dipole of the thiol molecule; electron withdrawing 
groups sticking up from the surface can improve injection of holes into the HOMO level and 
electron rich groups can be used to improve injection of electrons.
72-74
    
 
 
1.6 Conclusions 
 
Obviously, there are many issues relating to not only screening and characterising new 
organic semiconductors, but also to fully understand them. The following chapters of this 
thesis are aimed at optimizing semiconducting p-channel polymer FET devices. 
Si
Cl Cl
Cl
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Chapter 2. 
 
Materials and Methods  
 
2.1  OFET Fabrication 
 
A basic example of how an OFET device is fabricated is given in the steps listed below.   The 
methods used are designed to be transferable from laboratory to roll-to-roll scale.   The finer 
process details and variations are omitted for simplicity.   When fabricating a FET device, to 
avoid reproducibility problems, a device is generally made and processed with smallest time 
intervals between steps as practicable.   Since some materials can be sensitive to changes in 
surface energy a device should be made then coated as soon as possible to avoid these 
complications.  Each of the layers is sequentially deposited as shown below: 
 
1 Clean substrate (Decon 90TM at  65 C for 30 min in sonic bath) 
2 Rinse thoroughly with de-ionised water 
3 Evaporate gate (at < 5.0x10-6 mbar) through shadow mask aiming for 20-60 nm 
4 Deposit the gate dielectric via spin coating (approx. 1 µm thick homogeneous film) 
5 Evaporate source-drain electrodes (30 nm) through shadow mask 
6 Apply pentafluorobenzene thiol (PFBT) formulation (10 mmol in isopropanol) to 
substrate including device electrodes 
7 “Soak” electrode for 1 minute with PFBT formulation (see Chapter 7.) 
8 Spin coat surplus PFBT solution and rinse with IPA  
9 Spin coat final OSC layer aiming for about 20 nm film thickness 
10 Device electrical characterisation 
 
The type of transistor geometry, whether top or bottom gate, will be decided depending on 
the nature of the materials in question.   A common alternative to full device fabrication in 
the laboratory is to use pre-fabricated silicon dioxide based test structures, where the OSC is 
simply spun on top in a single step and then the device can be directly measured.   The 
structures used in some of this work have gold source drain electrodes with a thin ITO 
adhesion layer patterned by lift-off and a 230 nm thick SiO2 dielectric layer.   They can either 
be purchased from The Fraunhofer Institute or obtained from The Philips Research Centre. 
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2.2 Reduction of Leakage Currents 
 
During the semiconductor coating process, most deposition techniques, e.g. spin coating, 
involve deposition of the OSC not only within the semiconductor channel where it is needed, 
but also around it.  This surplus OSC has the unwanted effect of enabling the passage of stray 
(parasitic) current flow, which increases the OFET off-current.   A well known method to 
reduce this effect (aside from depositing the OSC via an alternative method like ink-jet 
printing) is to remove as much of the surplus OSC as possible e.g. by mechanical scratching.   
Figure 2.1 shows how this simple technique can be used to reduce the level of parasitic 
current by approximately 2 orders of magnitude.   This marked effect demonstrates the need 
for patterning on an industrial scale, especially for portable devices where low off currents 
are required to reduce load on batteries. 
 
 
 
Figure 2.1 A microscope image of a typical bottom gate transistor device where excess OSC material 
has been removed from areas outside the active device area (in the brown area).  The channel length is 
20 µm. 
 
 
2.3 Film Formation on Hydrophobic Silicon Based Substrates 
 
One challenge often encountered during the fabrication of devices based on a stack of 
different layers is when there is a surface energy mismatch between these layers.   An 
example is often seen when manipulating bottom gate geometries utillising hydrophobic 
SAM layers, which frequently show this incompatibility, where consistent and homogeneous 
films are difficult to obtain.   A new process was therefore developed within the duration of 
this thesis (see experimental section) to overcome the difficulty of film formation on OTS 
treated hydrophobic surfaces, without the need for elaborate solubility tests and surface 
energy calculations (e.g.  the use of Hansen solubility parameters) to determine a suitable 
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alternative solvent or use of treatments such as substrate heating.
1
   A straight forward way to 
reduce, if not eliminate, this problem is to remove the SAM were we simply scratch the area 
near to the device to provide a hydrophilic area which serves as an anchor point (see Chapter 
5.) for details.  This method is reasonably effective and enables the measurement of devices 
that may otherwise not yield satisfactory films for reliable device measurements. 
 
 
 
 
Figure 2.2  Micrograph of a bottom gate transistor coated onto a hydrophobic OTS treated Si/SiO2 
substrate.   The channel lengths of the transistors are 10, 20 and 50 µm. The SAM was partly removed 
close to the channel to aid good film formation in the active area of the device. 
  
2.4  Other Properties and Performance Issues 
 
2.4.1  Processability 
 
As well as featuring a high mobility the obvious pre-requisite for a solution processable 
material is to display a good solubility in readily available and commercially acceptable 
solvents at moderate temperatures.   Many organic materials, which show a high degree of 
crystallinity (generally required for good OSC performance; see Table 1.4 (a,b,c)) are poorly 
soluble in many organic solvents.  For general screening purposes dissolution of these 
materials is thus often carried out in chlorinated solvents at elevated temperatures.   Due to 
health, safety and environmental considerations these formulation conditions are usually not 
acceptable for high volume processing.  For research purposes however, relatively poor 
solubility is acceptable, since small volumes are less hazardous and one can consider, that for 
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future use, (e.g. with specific side chain substitution) to improve their solubility without 
adversely affecting device performance.   The work presented in Chapter 4. of this thesis 
demonstrates, for instance that similar FET performance can be obtained for polythiophenes 
of different chain length substituents. 
 
 
2.4.2  Formulation 
 
As is obvious from some of the above discussions, in order to evaluate a semiconductor 
material it is necessary to assess its solubility in a range of solvents at a given temperature.  
Fully insoluble materials are outside the scope of this thesis due to their need for vacuum 
deposition.   Poorly soluble materials however, are still considered.   A poorly soluble 
semiconductor can be defined as one which needs strong heating and agitation for 
dissolution.   Even then only a small amount of the material may dissolve but this is generally 
enough to produce a film.   Even poor film quality can result in a good device; in a bottom 
gate device for example, one can recalculate device performance for the area of the device 
that is covered.   There are of course, subtle differences in how a material should be deposited 
to obtain the best results; below some general remarks are made. 
 
 
 2.4.2.1  Small Molecules 
 
The cystallisation process in these materials is very important; it often defines the 
performance of the device, which invariably depends on the degree of crystallinity.   
Generally, one of the most effective ways to control crystal growth is by changing the 
solvent: a higher boiling point solvent can be used to increase the amount of time a material 
has to dry, which can profoundly affect e.g. crystal size during the drying process.   Solvent 
annealing,
2
 thermal annealing and substrate surface energy can also play critical roles in the 
development of the microstructure.   Lee et al. were able to control for instance, the crystal 
growth speed and therefore the crystal size, by changing the surface energy of the substrate.
3
  
By plotting crystal size versus mobility this work demonstrated the mobility of a material at 
the grain boundary which was 1.6x10
-5
 cm
2
/Vs compared to the single crystal which 
displayed mobilities of 0.36 cm
2
/Vs.  It also showed for TES ADT (S3, Table 1.4) device 
mobility can vary significantly depending on processing conditions used for FET fabrication.   
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For instance, for experimental purposes, when coating films on glass, it is difficult to see 
when the film makes the transition from a liquid to the solid.   When SiO2 is used as the 
substrate, however, the reflective nature of this substrate enables the assessment of the exact 
time of drying.   This is due to the presence of interference fringes that change during solvent 
evaporation but not when the film is dry.   Film drying time can thus be easily monitored by 
eye.   A good example is formation of a small molecule film from mesitylene by spin coating.   
At a spin speed of 1500 rpm (with strong fume-cupboard ventilation) a film will dry within 
25-30 s, but if a higher boiling point solvent like o-dichlorobenzene is used the film will take 
~60 s to dry so the spin duration will need to be extended.   If the film does not dry during the 
spinning process, then it will dry at some undefined point depending on air-movement and 
annealing conditions.   This is undesirable particularly for a material that should form a 
homogeneous, reproducible polycrystalline film and it will make the device fabrication non-
reproducible. 
 
 
 2.4.2.2  Polymers 
 
The solvent evaporation speed (drying time) can be strongly influenced by the polymer’s 
molecular weight, selection of solvent, concentration, etc.   Typically, short processing times 
are desirable, so one should ensure all solvent has evaporated before the next layer (e.g.  the 
gate dielectric) is deposited.   If this is not done excess solvent leads to bias stress effects or 
the observation that the apparent saturation mobility increases until the device breaks down.  
If not removed during drying excess solvent may be extracted by further annealing.   One 
way to confirm solvent retention is to deposit the film as normal, then wash it off with a 
different solvent and measure the washings by gas phase chromatography mass spectrometry.   
 
 
2.5  Thin Film Transistors: Fabrication Challenges 
 
In order to properly evaluate a material used as a component within a TFT, one must be able 
to identify the extrinsic properties that may cause device failure or give error in the results.   
As shown in the sections above there are many steps in making a transistor and each one 
must be scrutinised when a device is made. 
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2.5.1  Film Quality  
 
Depositing a thin film is not always straight forward.   Often it is challenging to obtain a 
suitable solvent and this can result in uneven films.   In top contact devices, an uneven film 
may result in poor contact and device failure.   One should bear in mind, that when thin layers 
of semiconductor (~20 nm) are used (possibly due to their poor solubility) the electrode 
(typically > 20 nm) can have an influence on the quality of the overall film.   This is 
especially relevant to small molecule devices where the material crystallises often rapidly to 
form small highly non-interconnected grains.   Generally, the more grain boundaries that are 
present the lower the mobility as demonstrated by Lee et al.
2
  Furthermore reduced 
performance is seen as a result of poor grain connectivity pronounced surface roughness, 
which can cause devices to fail, especially where thin dielectrics are used. 
 
2.5.2  Mechanical Contacts for Device Measurements  
 
Due to the nature of thin film devices the various layers are often very fragile and one must 
take care to connect to the desired layer.  If a hard tip is used the tip can penetrate the 
intended electrode and perhaps connect to the gate instead.   Care must be taken to scratch off 
the dielectric layer in order to connect top gate devices; with some dielectrics this can be 
done easily (e.g. fluorinated dielectrics) but other cross-linked materials may require more 
care or the use of silver paste to aid connection. 
 
 
2.6 Electrode Selection  
 
The selection of the electrodes used in a FET device can be very important.  There should 
preferentially be ohmic contact to the semiconductor to reduce the parasitic contact resistance 
effects.  Gold is a generally a good electrode as it is not prone to oxidation.  For most p-type 
semiconductors it is useful to use pentafluorobenzene thiol (PFBT), which can lower the 
work-function by approx.  -1.1 eV as measured by Kelvin probe.   Such an electrode 
treatment is achieved by applying a dilute solution of PFBT (10 mmol is sufficient) to modify 
their work function.  Ag and Au electrodes are interchangeable in the sense that thiols coat 
both metals equally well (as long the treatment is performed soon after electrode evaporation) 
and the resultant work-function is similar in both cases.  In terms of thermal stability Ag is 
51 
 
inferior and does not have the same resistance to oxidation (thermal stability) as gold.  As an 
example Ag will start to degrade even in glove box conditions when heated past 140 
o
C 
(unpublished work), whereas gold will not.  Furthermore unlike Au, Ag cannot be ozone 
treated without severe electrode oxidation.  Note however that the adhesion of Au electrodes 
to SiO2 is often insufficient to withstand further processing steps such as ultrasonic cleaning: 
this can be prevented by the use of an adhesion layer such as a thin layer of chromium or 
indium tin oxide. 
 
 
2.7 Contact resistance 
 
An ohmic contact is realized when the channel resistance (Rch) significantly exceeds the total 
contact resistance (Rc): Rch >> Rc.  Since Rch + Rc = Rtot (where Rtot is the total resistance and 
can be measured from transistor devices) and Rc is independent of channel length, values for 
Rc and Rch can be extracted (source and drain contact resistance is bundled together).  To 
estimate Rc one can extrapolate to a zero channel length from a plot of the total resistance 
normalized to the channel width (Rtot.W) versus channel length.   This method is known as 
the transfer line method (TLM) and highlights the diminishing influence of Rc on the 
performance of the device at larger channel lengths.
3
  An example is given for the use of thia 
method in the Appendix of this thesis.  This method assumes that the source-drain voltage 
(VSD) must be low (i.e. in the linear regime).   Not however, contact resistance is known to be 
gate voltage dependent, so for a full analysis the resistance values should be obtained for each 
channel length at different VG.  In addition, for some semiconductors it may be necessary to 
scale VSD with the channel length in order to compare the same source to drain lateral fields.    
 
 
2.8 Self Assembled Monolayers for Transistor Device Channel  Region 
 
For screening of OSCs, pre-patterned Si/SiO2 substrates work well to give a robust and 
reliable test bed.  These substrates are suitable for preliminary measurements, but will need to 
be substituted for roll-to-roll processes where fully flexible substrates will need to be 
employed.  The SiO2 dielectric is, however, resistant to elevated temperatures that may be 
used to optimise process conditions and it provides a smooth surface believed to be required 
for realising good FET performance.
5
   To ensure peak performance to promote preferential, 
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edge-on alignment of the organic semiconductor at the interface to the dielectric and to 
reduce surface disorder states at this critical interface, a good quality OTS (Figure 2.3) layer 
is typically required.  In our experience the quality of an OTS layer can affect the field effect 
mobility by up to 3 orders of magnitude.  OTS reacts, by elimination of hydrochloric acid, 
with the hydroxyl groups present on the cleaned/freshly made surface.  Water present during 
the reaction is known to act as a catalyst.  When too much water is present the OTS 
polymerises with itself forming a white precipitate that detrimentally roughens the dielectric 
surface.  Conversely, if the system is completely dry there will be no OTS reaction,
6
 for the 
reasons given above the OTS treatments are known to vary from laboratory to laboratory.   
 
 
 
 
 
 
 
 
Figure 2.3  The chemical structure of octyltrichlorosiliane (OTS), which can be used to modify the 
surface energy of SiO2 Surface. 
 
There could be three overlaying reasons causing a poor OTS treatment. 
 
i. Incomplete OTS SAM coverage 
ii. Increased surface roughness caused by OTS self polymerization  
iii. The SAM treatment creates additional unwanted surface moieties on the Au 
electrodes via adsorbed contaminants rather than just in the channel region 
 
Contact angle measurements can be used to give an idea of the extent of SAM coverage, but 
in a similar way to the so-called Lotus leaf effect which can lead to an increase in contact 
angle through an increase in roughness, so alternative methods have to be used in parallel to 
assess the SAM quality/quantity including ellipsometry and Infrared spectroscopy.  To ensure 
consistency OTS surface treatments need to be tested against a control.  
 
 
Si
Cl Cl
Cl
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Additional concerns regarding the OTS layer quality are a result of incidental changes related 
to processing and device history: for example it is unknown how harsh cleaning techniques 
such as sonication, ozone and plasma cleaning affect surface roughness, oxidation, surface 
adsorbates, etc. S. Rentenberger et al. describe the work function of UV ozone treated gold, 
which changes from -4.7 to -5.2 eV (depending on contamination) to -5.5 eV.
7
  Cleaning, 
especially sonication roughens up the surface (Root mean square > 0.3 nm) and the mobility 
is reported to decrease.
8 
 
During the course of this thesis, initial SAM treatment protocols based on a solution 
technique (described above) would sometimes give poor device consistency, which was 
intermittently uncontrollable and commonly seen in the literature.
6
  In order to produce more 
reliable procedures we investigated controlling the level of water present in controlled glove-
box conditions, but these gave also inconsistent device performance.  We thus developed a 
technique similar to that reported by Sonar et al. which is based on the vapour phase and 
described in detail below.
9
   The Si/SiO2 substrates were placed face-up in a desiccator with a 
few drops of octyltrichlorosilane located under a petri dish shield.  The desiccator was 
evacuated with a standard laboratory roughing pump then placed in an oven at 120 °C for 2 
hours.  The substrates were thoroughly rinsed with IPA, and dried under a nitrogen flow. 
Figure 2.4 shows that consistent results can be achieved from OTS treatment in the vapour 
phase. 
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Figure 2.4   Field effect mobility of P3HT, obtained over three batches of devices for which 
fabrication identical OTS protocols were followed.  Each point represents the peak device mobility 
calculated in the saturated regime.   
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Chapter 3.    
 
Low-Temperature Printing of Crystalline:Crystalline Polymer Blend Transistors 
 
3.1 Abstract 
 
This chapter is based on a peer reviewed and published article in Organic Electronics (Vol. 
13, 173 (2012)).  It is focused on the principle that different polymers do not tend to form a 
fully mixed phase.  Indeed, it is well known that polymers of the same chemical nature but of 
two different molecular weights (>20% mismatch) will tend to phase separate.  Phase 
separation by semiconducting:insulating blends can be beneficial to their device characteristic 
properties if charges can percolate through at least one phase.  One key parameter that is 
emphasised in this chapter is to control the crystallisation sequence between the two 
components.  A percolation of charge through the active phase is demonstrated, where the 
passive material is substantially less costly in a fiscal sense and is in significantly higher 
abundance.  This paper shows how organic transistors, which by design should be low in 
cost, could thus indeed be ultra low cost. 
 
 
More specifically, in this chapter we show that by blending poly(3-hexylthiophene) (P3HT) 
(Figure 3.1 a)) with poly(vinylidene fluoride) (PVDF) (Figure 3.1 b)) and with careful 
solvent selection, field-effect transistors (FETs) are fabricated from solution with deposition 
temperatures suitable to low-cost roll-to-roll fabrication techniques.  A percolation threshold 
of only 3 wt% P3HT is demonstrated and the field-effect mobility of these devices is equal 
to neat P3HT FETs, with charge-carrier mobilities FET of 0.04 cm
2
/Vs.  Furthermore, we 
demonstrate the potential of this material system by the fabrication of working field-effect 
transistor devices, wherein the semiconductor blend is deposited via flexo-printing.  Flexible 
polyethylene naphthalate (PEN) substrates and an organic gate dielectric were utilised for this 
purpose.   
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Figure 3.1  a) The Chemical structures of a) poly(3-hexylthiophene) and b) poly(vinylidene fluoride). 
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3.2 Introduction 
  
Organic semiconductors are currently extensively studied due to their potential to enable low-
cost (low-performance) electronics technologies such as Radio Frequency Identity (RFID) 
tags, flexible back planes for displays, sensors or solar cells.
1-5
   However, their commercial 
success strongly relies on reducing production costs.  There are believed to be three main 
provisions in order to fulfil this requirement.  Firstly, the material must be solution 
processable and therefore soluble in readily available solvents that are suitable for roll-to-roll 
processing.  Secondly, the material should be mechanically robust, facilitating large scale 
manufacture on low-cost, flexible plastic substrates; and thirdly, the active materials should 
be sufficiently cheap and reliable.   
 
 
One material that may fit this description is poly(3-hexylthiophene), which is a  p-type 
semiconductor widely studied for its attractive combination of good semiconducting 
properties and ease of synthesis and processability. 
6-8
  
 
However, as mentioned above the 
material cost is a large factor to commercialisation and P3HT is significantly more expensive 
than most commodity polymers such as polyethylene (PE) or polypropylene (PP).  In fact, PE 
can reach prices as low as 1 Euro per kg.  By comparison, it is estimated that the production 
cost of P3HT could effectively reach a minimum cost of, at best 20 Euro per gram.   
 
 
3.3  Semiconductor Insulating Polymer Blends 
 
We concentrate in this chapter on how the content of the active semiconductor of a device 
may be reduced by addition of a low-cost commodity polymer, thus significantly lowering 
material costs, yet without affecting the device performance.  Indeed, previous work showed 
that the active material content can be decreased by blending semiconducting crystalline 
materials such as rubrene with a crystalline blend material.
9
   This concept was then further 
expanded to semicrystalline polymer binaries, most prominently, of P3HT and the bulk 
polymer high-density polyethylene (HDPE).   A percolation threshold of as little as 3 wt% in 
these systems was demonstrated, which yielded devices with unaffected electrical 
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performance.  Moreover, blending resulted in additional benefits, including mechanical 
toughness and improved air stability.
10 
  
 
 
Despite the good electrical performance the crystalline nature of the two components in 
P3HT:HDPE binaries reduced flexibility in selecting certain processing parameters, including 
and most importantly the deposition temperature.  The crystallisation sequence needed to be 
strictly controlled  to realise a low percolation threshold structure.
10 
  In fact, it was shown 
that the semiconductor must crystallise prior to the inactive material.  In the case of 
P3HT:HDPE blends, this implied that the in-active HDPE had to be kept above the 
crystallization temperature of the neat material (115 °C, depending on molecular weight, 
chain linearity, etc.) during film formation.   Yet, a process requiring such elevated deposition 
temperatures is technologically impractical and would increase production cost beyond the 
scope of the envisioned market for most plastic electronics products.  As an example, 
thermally robust substrates, such as poly(ethylene 2,6-naphthalate) (PEN) would be required 
rather than the much cheaper polyethylene terephthalate (PET). Furthermore printing 
methods such as flexure/gravure technologies 
11
 or ink-jet processing 
12
 film uniformity and 
printing control would be problematical at application temperatures above 120 C. 
 
 
One way to lower the processing temperature would be to use an inactive component that has 
a lower melting temperature.
13
  This option, however, would compromise the operational 
temperature range that the final product can be utilised in and would severely limit its 
application to relatively cool environments only, rendering the application outside the scope 
of large volume roll-to-roll applications. 
 
 
3.4 Poly(3-hexylthiophene) : Poly(vinylidene fluoride) Blends    
 
In this chapter, we set out to find a semicrystalline bulk polymer permitting the realization of 
low-percolation blends via low-temperature processes without, however, sacrificing the 
temperature window that the final device can be used in.  As a consequence, we attempted to 
find a low-cost commodity polymer with i) a better room temperature solubility than P3HT in 
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a given solvent (i.e.  Tc
insulator
 < Tc 
P3HT
), and ii) a high melting temperature (Tm > 150 C) to 
allow for an application temperature >80 C These properties should render the final blend 
more compatible with printing methods, such as flexure and/or gravure techniques.
7
 
 
 
We selected poly (vinylidene fluoride) for this purpose. PVDF is a readily available, 
relatively low-cost semicrystalline polymer, which is soluble in a variety of commercially 
available solvents and melts at 165 C.10  Furthermore, it has the potential to introduce 
additional functionalities to the blends, due to the different crystalline phases that it can form, 
some of which feature ferroelectric properties.
11
 
 
 
For realizing low-percolation blends, we were required to find a solvent for the P3HT:PVDF 
blends systems that favours PVDF dissolution over P3HT (i.e. a solvent in which P3HT 
crystallizes prior to the PVDF).  One such solvent is cyclohexanone, where the desired 
solvation properties of the two solids relative to each other are demonstrated (Figure 3.2 a)).  
Conveniently, P3HT solidified first at all temperatures.  This in principal should allow for the 
deposition of the active layer and subsequent solvent extraction within a relatively broad 
processing window, as long as the temperature is kept above Tc
P3HT
.  When following this 
procedure, however, we found that the large difference between the solidification 
temperatures of the two components resulted in a highly coarse phase separation which was 
observed by optical microscopy (Figure 3.2 c)).  This microstructure yielded variable, often 
very poor transistor device performance. 
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Figure 3.2  a) Superimposed phase diagrams showing the crystallisation temperature of P3HT (open 
symbols) and PVDF (black symbols) in cyclohexanone as measured in the respective binary system in 
differential scanning calorimetry.  P3HT crystallises prior to PVDF at all concentrations b) Wide-
angle X-ray 2-diffractograms of cast P3HT:PVDF blend structures.  Data of reference films of the 
neat components are also shown for comparison.  (c, d) Polarised micrographs of blend films formed 
by spincoating a formulation of 4 wt% P3HT (96%wt PVDF) from c) xylene, and d) a xylene: 
cyclohexanone mixture (3:1 by weight).   
 
 
Clearly the use of just one solvent does not afford itself to gain sufficient control over the 
final microstructure.   This limitation can be readily overcome, however, by the use of solvent 
mixtures.  When adding xylene for example (predominantly to keep the P3HT in solution at 
lower temperatures) the difference between solidification temperatures, and thus, 
solidification rate of the P3HT could significantly be reduced.  The best results were obtained 
with solvent mixtures at a cyclohexanone:xylene ratio of  3:1 (by weight).  In fact, spin-
coating blends at substrate temperatures as low as 40 C resulted in finely phase-separated 
thin-film structures (Figure 3.2 d)), which featured the typical crystalline characteristics of 
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P3HT and PVDF observed in wide-angle X-ray scattering (WAXS), with the PVDF 
predominantly being present in the common alpha phase (Figure 3.2 b)).
12,13
  
 
 
Field effect transistor devices were fabricated by spin-coating from 3:1 
cyclohexnanone:xylene solutions on to pre-patterned (lift-off) transistor structures.  To this 
end, the solutions were first heated to above the dissolution temperature for both components, 
then spin-coated at 80 C to ensure each component remained in solution.   The dielectric was 
a 230 nm thick, thermally grown silicon dioxide.  The role of the dielectric surface is known 
to significantly affect the transistor device performance.  We therefore treated the SiO2 
surface of each substrate with the same octyltricholorosilane (OTS) process which was used 
to induce preferred ordering at the dielectric/semiconductor interface.
14
 Several 
semiconductor:insulator ratios were thereby investigated.   
 
 
The transistor performance was found to be almost independent of composition of the 
P3HT:PVDF blends used in the formulation.  Devices of good transistor performance were 
reliably obtained at a P3HT content of as little as 4 wt%.  Only at <3 wt% P3HT the device 
uniformity started to be adversely affected, resulting in a lower yield of working FETs (<20 
%) compared to the high reproducibility in device fabrication at higher P3HT contents 
(Figure 3.3 a)).  The FETs featured very low gate leakage currents and high µFET of up to 0.04 
cm
2
/Vs (Figure 3.3 c)).   Some minor hysteresis between forward and backwards scans and 
relatively large turn-on voltages were observed (Figure 3.3 b)).  These characteristics are, 
however, not uncommon features for P3HT devices.  In fact, such properties are more likely 
to be related to the OTS layer quality and the SiO2 dielectric that was used.
15
  For instance, 
reference devices made from neat P3HT showed very similar transfer characteristics to the 
blend devices.  Furthermore relatively large variations were found between devices fabricated 
on the same substrate type, but with different OTS treatments.   
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In order to illustrate that our P3HT:PVDF formulations are transferable to roll-to-roll 
processing and have the potential to be used on flexible substrates, we fabricated transistors 
using a cross-linkable organic dielectric.  For this purpose, devices were fabricated by 
depositing a dielectric which was capable of crosslinking (in order to prevent the ingress of 
solvent from subsequent layers such as the semiconductor), providing a smooth, thin (1 µm) 
film and exhibiting flexibility- of the final film (for loading onto a printing roller).  In this 
particular case, a dielectric that fits these requirements was selected (D206 from Merck 
Chemicals) although other similar alternative gate dielectric should serve the same purpose.  
To provide a passive and orthogonal surface, the dielectric was crosslinked by UV irradiation 
before gold source-drain electrodes were deposited.  The final fabrication step was spin 
coating the semiconductor layer (4.4 to 95.6 by weight P3HT:PVDF).  The resultant devices 
were measured in inert conditions (to minimize affects from ambient air), where good device 
performance was achieved with high charge carrier mobility (Figure 3.4 a) and b)). These 
devices unfortunately gave high off-currents; however this unfavourable feature should not 
be completely attributed to the blending of P3HT with PVDF, but it is more likely the result 
of P3HT doping.  This is a common characteristic of P3HT when exposed to water and/or 
oxygen from ambient conditions.
16,17
  Our data indicates that the dielectric layer (deposited in 
ambient conditions) is susceptible to absorption of H2O and/or O2 and this is believed be the 
origin of the doping at the P3HT/dielectric interface.   
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  a) 
 
 
 b)       c) 
 
   
Figure 3.3  a) µFET (black symbols) and device fabrication yield (open symbols) of PVDF:P3HT 
blends, plotted as function of P3HT content.  The mobility was unaffected by the addition of the 
insulating PVDF, however the yield of working devices was drastically reduced at a P3HT content of  
< 3 wt%. b),c) FET device performance of a typical FET fabricated from a P3HT:PVDF binary 
comprising 4 wt% semiconductor only: b) transfer characteristic and c) corresponding field-effect 
mobilities. 
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Figure 3.4  a,b) Typical FET performance of a P3HT:PVDF blend device (4 wt% P3HT content) 
comprising an organic dielectric fabricated onto a flexible PEN substrate: a) transfer characteristics 
and b) corresponding FET charge-carrier mobility. c,d) Device performance of a FET structure 
manufactured in air by flexo-printing using a 4 wt% P3HT formulation.  An organic dielectric as in 
a,b) was used. 
 
 
 
3.5  Printing of Poly(3-hexylthiophene) : Poly(vinylidene fluoride) blends 
 
We continued exploring P3HT:PVDF formulations comprising 4 wt% P3HT and scrutinized 
if they can be deposited in a scaleable manner.  For this purpose, flexographically
18
 printed 
devices were fabricated entirely in air, emulating printing speeds of up to 90m/min.  The 
cost-effective semiconductor formulation was deposited onto bottom gate devices comprising 
of the aforementioned Merck organic gate dielectric.  Good device performance was again 
obtained for printed FETs, and in agreement with the spin coated devices relatively large off- 
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currents were observed, which we attribute to the strong tendency for doping of P3HT and 
that flexo-printing was carried out in completely ambient conditions (Figure 3.4 c) and d)).  
 
 
3.6  Conclusion 
 
Our data indicates that roll-to-roll techniques for the manufacture of low-cost organic 
electronics products may be used for the fabrication of OFETs rather than spin-coating 
procedures, which are batch processes.  Obviously, our work may further be expanded to 
even less demanding methodologies, for instance gravure techniques, which do not need an 
intermediate rubber transfer and hence the structuring is achieved by a structured anilox.  In 
addition, further work is ongoing to substitute P3HT with a more environmentally stable 
semiconductor, such as poly[2,5-bis(3-alkylthiophene)thieno[2,3-b]thiophenes].
19
  This 
should reduce, for instance, the doping effects in order to realise device with higher On/Off 
ratios.  Moreover, materials such as poly[2,5-bis(3-alkylthiophene) thieno[3,2-b]thiophenes] 
will be investigated which have been demonstrated to have very high charge-carrier 
mobilities of up to 0.6 cm
2
/Vs.
20,21
 
 
 
3.7  Materials and Methods 
 
The same batch of P3HT was used for all blending experiments.  The material was supplied 
by Merck Chemicals Mn=35 kg/mol, Mw=56 kg/mol determined by Gel Permeation 
Chromatography (GPC).  Cyclohexanone, xylene and OTS were purchased from Sigma 
Aldrich.  The PVDF was purchased from Sigma Aldrich (Mw~ 534 kg/mol) was ground prior 
to dissolution at the Eidgenössische Technische Hochschule (ETH), Zurich.   The bottom 
gate device test structures were purchased from the IPMS Fraunhofer Institute, Munich.  
They comprise of a native oxide (230 nm) and ITO (3nm) gold (20nm) source-drain 
electrodes by lift-off.  The D206 dielectric (k = 2.7) was deposited by spin coating a 
formulation of D206 at 1500 rpm for 30 seconds with acceleration 1500 rpm/s, then dried for 
1 min at 120  C on a hot plate prior to a UV cure step at 302 nm with a UV lamp with an 
intensity of 0.0062 (W/cm) for 5 minutes.  This resulted in a dielectric layer of approximately 
1 micron (+/- 20%) as measured by a KLA Tencor Alpha-Step 500 Surface Profiler.  A Leica 
DMLP polarising microscope was used for microscopy.  A Braun glove-box was used for 
65 
 
inert device testing together with an Hewlett-Packard 4155B semiconductor parameter 
analyzer (for detailed measurement parameters see appendix).  For flexo-printing PEN 
substrates was obtained from Dupon-Teijin films Q65FA125 and a print speed of 90 m/min 
was used. The anilox was 6.1 cm
2
/m
2
. 
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Chapter 4.   
 
High Permittivity Dielectrics for Poly(3-Alkylthiophene) Field-Effect Transistor 
Devices 
 
4.1 Abstract 
 
Since the seminal work from Veres et al.
1
 there has been significant interest and 
research on the influence of dielectrics on the mobility of organic semiconductors.  
The FET mobility is a device property and the influence of the dielectric is device and 
material dependent.  Published literature has been contradictory and oversimplified 
which clearly demonstrates that more research is necessary in this area.  For instance, 
an empirically defined dependence (where FET ~ 1/k)  has been proposed for single 
crystal rubrene and amorphous PTAA; however,  a k insensitivity has been reported 
for certain semicrystalline materials.  For instance, poly(2,5-bis(3-alkylthiophen-2-
yl)thieno-(3,2-b)thiophene) (PBTTT (P3, Table 1.4)) was found to display high 
mobilities with high k dielectrics.  In order to understand this insensitivity of some 
polymeric semiconductors to the dielectric we set out, in this chapter to show that a 
long alkyl chain, in addition to aiding solubility also shields charge transfer from 
dipolar disorder.  Unexpectedly, however we find that materials with short side chains 
can also show k insensitivity.   
 
4.2 Introduction 
In an attempt to disentangle the effects of permittivity and surface energy of the gate 
insulator (expressed by its dielectric constant k and water contact angle, respectively) 
on the performance of organic field-effect transistors (FETs), we fabricated top- and 
bottom-gate FET architectures with poly(3-alkylthiophenes) (P3ATs) of different 
side-chain lengths, using a range of gate dielectrics.  We find that this class of 
semiconductor, including the short butyl-(C4–) substituted derivative, is significantly 
less susceptible to the often detrimental effects that high-k dielectrics can have on the 
performance of many organic FETs.  For bottom gate devices we identify the surface 
energy of the gate dielectric to predominantly dictate the device mobility. 
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In order to optimize organic field-effect transistors one should know the predominant 
factors that affect the charge transport in the active layer.  This can be challenging as, 
typically, the charge-carrier mobility of the organic semiconductor is influenced in 
several intrinsic and extrinsic ways, which are normally interrelated.  These can 
include surface roughness, the solid-state microstructure, molecular order, orientation 
and dipolar disorder at the dielectric/semiconductor interface.
1-12
  For instance, 
surface roughness has been investigated for both small-molecule and polymeric 
organic semiconductors, including high-mobility pentacene
7
 and PBTTT (P3, Table 
1.4)
12
 where it has been shown that a root mean square (RMS) roughness <0.5 nm is 
required for good transport.  Presumably, due to a shorter mean free path of the charge 
carriers and less disorder.  In addition, it has been demonstrated that an edge-on 
orientation (Figure 4.1 a)) and an increased degree of molecular order enhances the 
device performance of FETs based on, e.g., poly(3-hexylthiophene) (P3HT (P1, Table 
1.4))
3
  and pentacene. 
2 
a)    b) 
 
Figure 4.1  A schematic illustration adapted from Sirringhaus et al.
3
 of poly(3-
hexylthiophene) (P3HT (P1, Table 1.4)) with a) preferential edge-on orientation and b) face-
on orientation.  
 
A less clear relationship has been identified in literature where contrasting results 
have been published with respect to the influence of dielectric constant and polar 
disorder on device performance.  In early work e.g., by Horowitz et al., a positive 
effect of dielectric permittivity on device mobility has been reported.
13,14
    In contrast 
to this, Veres et al.  found a negative effect of permittivity on transistor performance 
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for devices based on amorphous poly(triarylamine)s (PTAA (P4, Table 1.4))s.
1,5
  
Subsequently a similar negative dependence on permittivity for P3HT,
15
 
polycrystalline copper phthalocyanine thin films
9
 to single crystals of rubrene
6,16
 were 
reported.  For the latter systems, different gate dielectrics were compared and it was 
found that low-k gate dielectrics result in the best FET performance despite having a 
reduced charge-carrier density.  Establishing inter-correlations with other 
characteristics of the gate dielectric had, however, been a lesser focus of these studies. 
 
4.3 Dipolar Disorder 
Dipolar disorder in the dielectric is often influential in or very close to the first layer 
of the semiconductor.
1,16-18
  Valuably, Richards et al.
17
 provided an analytical model 
that describes the effect of static dipolar disorder in polymer gate dielectrics on the 
density of states (DoS) of an adjacent organic semiconductor (see Figure 4.2).  The 
model gives an indication of the distance required for electronically decoupling the 
semiconductor from the insulating layer (approx. 0.5–1 nm).   
 
 
Figure 4.2  Extracted from Veres et al.
1
 A schematic of a bottom gate transistor device 
showing the density of states in the bulk of the semiconductor and at the interface with the 
gate dielectric. The local polarization may lead to an increase in the spread of site energies. 
71 
 
 
The experimentally found k-insensitivity of poly(5,5′-bis(3-dodecyl-2-thienyl)-2,2′-
bithiophene) (PQT-12 (P2, Table 1.4)), with dodecyl-(C12) substituents),
4
 PBTTT 
with hexadecyl-(C16) side chains
10
 and poly(N,N′-bis(2-octyldodecyl)1,4,5,8-
naphthalenedicarboximide-2,6-diyl}-alt-5,5′-(2,2′-bithiophene) P(NDI2OD-T2) (P7, 
Table 1.4) with branched alkyl side chains (C12H25)
19
 is in agreement with this model 
as the long alkyl substituents in these semiconductors can be expected to shield the 
material from the disordered states in the gate dielectric.   For instance Chabinyc et 
al.
4
 enabled the study of PQT-12 on hydrophilic SiO2 surfaces without the effects of 
processing on a disruptive high surface energy dielectric surface.  This was realised 
by de-laminating the semiconductor then transferring the top surface of the film to the 
bare SiO2 surface.  Identical mobilities were obtained for the de-laminated film 
compared to using an OTS self-assembled monolayer coated, hydrophobic surface.   
These results strongly suggest that despite the strong polar disorder formed by surface 
SiOH groups, PQT-12 (possibly as a result of the long alkyl side chains) is unaffected 
by dipolar disorder. 
 
4.4         Bottom Gate Dielectrics  
In order to elucidate the capability of the side chains of polymer semiconductors to act 
as an intrinsic buffer layer to polar disorder from the gate dielectric
17
 and to explore if 
we can differentiate the roles of energetic disorder in gate dielectrics from some of the 
other above-mentioned effects, especially surface energy, on device performance we 
fabricated FETs with P3ATs of different alkyl chain lengths.  We selected the butyl-
(C4; P3BT), hexyl-(C6; P3HT) and dodecyl-(C12; P3DDT) derivatives, which, should 
provide a variation in the effective buffer layer thickness between ∼0.5 nm (for 
P3BT) and 1.8 nm (P3DDT); i.e. a difference of up to 1.3 nm. (NB. The presence of 
any self-assembled monolayer deposited onto the dielectric should also be taken into 
account).  In addition, to provide a fair comparison, we chose similar molecular 
weight polymers.  We used differential scanning calorimetry (DSC) to demonstrate 
that each analog possessed a comparable propensity for crystallization (see 
Appendix). 
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To set a benchmark and to provide the first evaluation of the buffer layer thickness 
required for P3AT devices, two dielectrics of different k-value, i.e. thermally grown 
SiO2 (k = 3.9)
5
 and plasma-enhanced chemical vapor deposited (PE-CVD) Si3N4 (k ∼ 
6.5)
27
 were selected for FET fabrication (Table 4.1). A larger spread in dielectric 
permittivity would ideally be investigated, however we feel that this is covered by the 
investigation of top-gate devices described in section 4.5 below.  Bottom-gate FET 
devices, however were first produced with the most investigated polymer in the P3AT 
series, i.e. regioregular P3HT, which was spin-coated from o-dichlorobenzene (o-
DCB).  This solvent was selected as it facilitates relatively long drying times and 
promotes microstructure ordering in the semiconductor.
8
   Pre-patterned (lift-off) 
transistor structures with 10 μm channel lengths were thereby used as test 
architectures.  The device fabrication and characterization were performed in N2-
atmosphere.  Charge-carrier mobilities were calculated from the forward scan of a 
linear fit to the slope of √(ISD) as a function of gate voltage (VG) not exceeding −60 V, 
where ISD is the drain current.  [Note that the devices in this study were not optimized 
to reduce the effects of bias stress observed during the time-scale of device 
characterization]. 
Table 4.1  Summary of surface dielectric constants (k) and water contact angles (CA) of the 
dielectrics used in the present study, and comparison of field-effect transistor mobilities 
realized with poly(3-butylthiophene) (P3BT), poly(3-hexylthiophene (P3HT) and poly(3-
dodecyl thiophene) (P3DDT) using these insulators. References: a-5, b-27 , c-22. 
 
 
Dielectric 
FET (P3BT) 
 
(cm
2
/Vs) 
FET  (P3HT)  
 
(cm
2
/Vs) 
FET (P3DDT) 
 
(cm
2
/Vs) 
k 
 
(-)
CA 
 
()
 
Bare SiO2 
 
 
3 10-5 
 
3 10-4 
 
3 10-3 
 
3.9
a
 
 
24 
Bare Si3N4 
 
2 10-4 1 10-3 8 10-3 6.5
b 
 36 
HMDS SiO2 
 
3 10-3 5 10-2 1 10-1 2.7-3.9
c
 82 
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In strong contrast to the previous work on organic FETs alluded to above, in which 
the device performance was reported to decrease where high-k gate insulators were 
utilized,
1,5,6,9,15,16,20
 we find that the high-k Si3N4-based devices displayed charge-
carrier mobilities, μFET, that were approximately one order of magnitude higher than 
those measured for P3HT on the lower-k SiO2 (Figure 4.3 a) and Table 4.1).  The 
question, therefore, arises of the origin of this discrepancy between the present results 
and literature.  Clearly, the chemical nature and/or crystalline arrangement of the 
dielectrics used here could affect the device performance.  For example, Li et al.
21
 
have demonstrated that the FET mobility in PQT-12 devices using Si3N4 dielectrics 
can depend on the silicon content of the latter.  This dependency was attributed to 
indirect effects of the silicon content on the Si3N4 insulator, such as surface roughness 
and quality of the OTS layer.  It is important to note, though, that the difference in 
charge-carrier mobility found for the different Si3N4 devices was minor compared to 
the effect we observe in our P3HT transistors when varying the gate dielectric. 
 
We, thus, set out to explore if the surface energy of the gate dielectric may play a 
critical role in P3AT devices since Si3N4 features a markedly different surface 
compared to SiO2.  The latter manifests itself by different water contact angles 
observed for the two materials (36 and 24 for Si3N4 and SiO2 respectively; see Table 
4.1).  In addition to bare SiO2 and Si3N4 FETs, we also fabricated devices comprising 
a SiO2 gate dielectric that were surface-treated with hexamethyldisilazane (HMDS) 
before application of the P3HT.  This allowed us to alter the surface energy of SiO2 
(water contact angle = 82; Table 4.1).  Note, though, that according to Ting et al.
22
 the 
dielectric constant may have slightly been altered by the HMDS treatment, resulting 
in a marginally lower k-value compared to bare SiO2. 
 
It is evident from the device characteristics displayed in (Figure 4.3 a)), that the 
charge-carrier mobility measured for HMDS-treated SiO2 devices is higher compared 
to both Si3N4 and bare SiO2-based FETs by approximately one and two orders of 
magnitude respectively; (Figure 4.3 a) and Table 4.1).  No apparent dependency of 
FET with the k-value of the dielectric was found.  We therefore plotted μFET vs. the 
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water contact angle of the respective gate insulator.  A monotonical trend was found 
in accordance with previous literature
5,23,24
 showing μFET increasing with 
hydrophobicity of the dielectric (Figure 4.3 c)).  This indicates that the surface energy 
has indeed a stronger influence on P3HT device performance than the polar disorder 
at the surface of the gate dielectric. 
 
We further scrutinized our observation of μFET apparently increasing with decreasing 
surface energy of the gate dielectric by preparing devices with other P3ATs – i.e.  
P3BT and P3DDT.  Reassuringly, the dependence of charge carrier mobility on the 
aforementioned dielectrics was found to be essentially identical to the one observed 
for P3HT; i.e. we find again μFET (HDMS-treated SiO2)   μFET (Si3N4)   μFET (SiO2) 
(Figure 4.5 a) inset and Table 4.1).  P3DDT was thereby consistently found to display 
the best device performance.  Note though, that the high mobility for this analog is not 
attributed to shielding from interfacial polar disorder despite the relatively long 
insulating dodecyl side chains in P3DDT.  If shielding was one of the factors 
dominating charge transport, the P3AT FETs based on the high-k Si3N4 dielectric 
should display the lowest mobility.  This should be especially true for the short-chain 
substituted P3BT.
3,5
 However, for all P3ATs, including P3BT, we observe the lowest 
device performance for the bare SiO2 devices.  [NB.  For low-k dielectrics, the polar 
disorder coupling length is calculated to be below 0.5–1.0 nm,17 which is comparable 
to the buffer layer thickness provided by butyl side chains.  This buffer layer would be 
expected, however, to be insufficient to shield from polar disorder of high-k 
dielectrics such as Si3N4.  Furthermore the three polymer analogs behave indifferently 
when considering the dependence of mobility on permittivity]. 
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Figure 4.3. a)  Transfer characteristics of poly(3-hexylthiophene) (P3HT) devices fabricated 
with three different gate insulators: Si3N4, SiO2 and HMDS-treated SiO2 (respectively, dotted, 
dashed and solid line) (b and c) Saturated mobility deduced for P3BT, P3HT and P3DDT 
bottom-gate bottom-contact devices plotted against b) the dielectric constant of the three 
insulators used to fabricate such bottom-gate FETs and c) their water contact angle. 
 
4.5  Top Gate Top Contact Dielectrics 
Since the model proposed by Richards et al.
17
 was specifically developed for 
amorphous polymer dielectrics and should not strictly be applied to the inorganic 
dielectrics used in the above described devices, especially those based on crystalline 
Si3N4 dielectrics, we fabricated top-gate FETs in a second series of experiments.   
Two solution-processable organic materials were this time selected for the gate 
dielectric, which unlike the inorganic dielectrics utilized above are suitable for roll-to-
roll processing; i.e. a high-k, acetone-soluble cyanoresin
28
 (CR-S k ∼ 18) and the low-
k, commercially available, fluoropolymer Cytop™ (k = 2) were used for device 
fabrication (Figure 4.4 a) and b) respectively. 
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Figure 4.4  The chemical structures of a) cyanoresin where R is either CH2CH2CN or H 
depending on the cyanoethylation step
28
 b) Cytop
TM
.
1 
 
Top-gate/top-contact FET devices of 50 μm channel lengths were prepared from o-
DCB solutions of P3BT, P3HT and P3DDT, which were produced in an air 
atmosphere with short processing times to minimize doping.  For the two dielectrics 
the permanent dipole was assumed to be approximately twice as large for the 
cyanoresin as it is for Cytop™ (see Appendix).   Therefore, a significant dipolar 
disorder could be expected for devices comprising the cyanoresin dielectric.  This 
would result in a pronounced broadening of the density of states (DoS) distribution 
and, thus, lower device mobilities.
29
  However, experimentally no significant 
dependence of device performance with the length of side chain substituent was found 
for the high-k devices (or for the low-k architectures).   Indeed, for a given dielectric 
all three P3ATs featured very similar FET characteristics with essentially identical 
threshold voltages, sub-threshold slopes and ON/OFF ratios.   A significantly higher 
source–drain current IDS (10
−4
 A vs. 10
−6
 A) is observed for the high-k compared to 
the low-k dielectric transistors, indicating a higher μFET for the former architecture 
(Figure 4.5 b)).  The mobility values for our top-gate devices are summarized in Table 
4.2. 
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Figure 4.5   a) Transfer characteristics of P3BT, P3HT and P3DDT bottom-gate transistors 
fabricated with HMDS-treated SiO2.  The inset shows the dependence of charge-carrier 
mobility on length of the alkyl side chains.  b) Top-gate device data using a high-k and a low-
k organic dielectric (P3BT dotted, P3HT: dashed, and P3DDT solid line).  (Note that a lower 
off-current may be expected for the high-k dielectric device as the larger electric field should 
result in a greater ability to deplete charge carriers in the bulk.  However, we observe a higher 
off-current, which is most likely due to doping effects caused by the highly polar nature of 
this dielectric, which was fabricated in ambient conditions 
25,26
  In addition, a lower operating 
voltage was not observed, which may be expected for the high-k dielectric device due to its 
significantly larger geometric capacitance (27 nF compared with 1.9 nF).  However, the 
similar operating voltages that we display may be due to a different spread of interface states 
at the dielectric/semiconductor interface i.e. the increased gate field forces some carriers to 
move through less favourable states.  Furthermore, additional doping (as a result of the high 
polarity of the high-k gate dielectric), is more effective at attracting ambient polar molecules 
such as water and oxygen, which may also play a role in affecting the operating voltages. 
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Table 4.2.  Comparison of field effect transistor mobility obtained using a high- and low-k 
dielectric for three PAT analogs in a top-gate device geometry.  Forward scans from transfer 
characteristics in the saturated regime were used to calculate mobility by finding the slope 
of the linear extrapolation of IDS
 ½
 versus VGS in saturation regime (Equation 1.4 
section 1.4.3). 
 
 
 
Permittivity 
FET (P3BT) 
 
(cm
2
/Vs) 
FET  (P3HT)  
 
(cm
2
/Vs) 
FET (P3DDT) 
 
(cm
2
/Vs) 
 
k = 2 (cytop) 
 
 
0.014
 
 
0.05 
 
0.03 
k = 18 
(cyanoresin) 
0.07 0.07 0.07 
 
Clearly our top-gate device data is in line with our results on P3AT bottom-gate 
devices.  However, again, our data is in contrast to previous work on other organic 
FETs.
3,5,6,9,15,16,20
   Our results therefore suggest that provided the surface energy of 
the gate dielectric is kept low, for certain organic FETs high-k dielectrics can be 
utilized, even when semiconductors are selected, which do not necessarily contain 
long alkyl side chains.  This is important indicating that high μFET is not exclusive to 
low permittivity dielectrics or semiconductors with relatively long alkyl side chains. 
 
4.6  Conclusions 
In summary, by varying the hetero-interface distance in polymer FETs using a series 
of P3ATs in combination with high- and low-k dielectrics in top and bottom gate 
configurations, we found that the C12-substituted P3DDT consistently displayed 
higher mobilities than P3HT and P3BT.  Longer substituents, such as in P3DDT, may 
be expected to provide sufficient shielding from polar disorder found in high-k 
dielectrics, however, no obvious dependency of μFET with k-value of the gate 
dielectric was found even for the short-chain substituted P3BT.  In bottom-gate 
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devices, the charge-carrier mobility monotonically increased with the insulators’ 
surface contact angle and, again, an identical trend was found for all three P3ATs.  
This strongly indicates that the surface energy had the overriding effect on the device 
performance.  The model for DoS broadening
17
 may thus not be applicable to the 
P3ATs class of semiconductors.  The hexyldecyl derivative (P3HDT) is now being 
synthesized to further investigate the origin of the apparent anomalous behavior of 
P3ATs compared to other organic semiconductors.  Our finding, therefore, may be 
exploited in future with respect to selection of suitable surface treatments for existing 
gate dielectrics or design of new, high-performance flexible dielectrics suited to roll-
to-roll processing for low-cost printed electronics.  
 
4.7 Materials and Methods 
 
The SiO2 and PE-SiNx bottom gate device test structures were purchased from the 
IPMS Fraunhofer Institute, Munich.  They comprise of a native oxide (230 nm) and 
plasma etched silicon nitride, respectively, and are patterned with gold (20nm) source-
drain electrodes with an ITO adhesion layer produced by lift-off (batch 8017-05-G5 
and V8050#4, respectively).  The substrates were cleaned in the following solvents: 
acetone, water, acetone, IPA with 10 minutes sonication, all were high purity.  
Between each solvent cleaning step the substrates were dried with a nitrogen jet.  The 
HMDS treated substrates were obtained from Philips and were pretreated with HMDS 
also comprising a (230 nm) oxide layer. The P3HT was supplied by Merck Chemicals 
and the C4 and C12 PATs were purchased from Sigma-Aldrich. The molecular weights 
of the polymers used are listed in Table 4.3.  The stoichiometry of SiN is dependent 
on processing conditions. The following details were obtained from the supplier for 
creating the nitride layer T = 400 °C, Gas flow: NH3 = 175 sccm  SiH4 = 75 sccm  and 
N2 = 1800 sccm (carrier gas). This gives an ammonia/silane ratio of 2.33. 
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Table 4.3   Molecular weight of P3AT batches used to determine the k sensitivity dependence 
on alkyl chain length. 
 
Alkyl chain length 
 
Mn 
(kg/mol) 
Mw  
(kg/mol) 
 
Pd           
C4 27 65 2.39  
C6 35 55 1.57  
C12 33 48 1.44  
 
Top gate devices were made using Cytop purchased from Asahi Glass and a 
cyanoresin purchased from Shin-Etsu (CR-S). Contact angle measurements were 
completed using de-ionised water and taking at least three measurements using a 
Kruss DSA100 equipped with drop shape analysis software. 
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Chapter 5. 
 
Alignment of High Performance Semiconducting Polymers 
 
 
5.1 Abstract 
 
This chapter focuses on the ability to exploit the preferential alignment of polymer 
semiconductors through deposition via directional drying.  The effectiveness of the 
technique utilised in this thesis is firstly assessed with P3HT (P1, Table 1.4 b)) our 
workhorse polymer.   We show that a significant optical anisotropy is obtained in such 
P3HT structures, however no anisotropy in field effect mobility (µFET) is found.   
Since µFET of P3HT is known to be sometimes influenced by its lack of environmental 
stability we also present an investigation on an environmentally more stable polymer 
(M1, Figure 5.9). The latter material is found to be less susceptible to degradation 
from exposure to the environment (by cyclic voltametry) and thus more amenable to 
top gate processing, where the semiconductor is most likely exposed to air.  This 
facilitates elucidation of molecular orientation on device performance.  The field-
effect mobilities deduced for this material for top gate devices are, in addition, less 
affected by the surface energy of the substrate used for its fabrication.  For this 
semiconductor, when directionally dried we find both optical and µFET anisotropy, the 
latter leading to an improved FET performance.  Selection of solvent seems, though, 
to have a greater influence on device mobility than uniaxial molecular order, as we 
show in the last part of this chapter. 
 
 
5.2 Introduction  
It is well known that crystalline materials behave anisotropically with respect to a 
multitude of physical properties.  At room temperature, charge transport in single 
crystal organic semiconductors is typically anisotropic and molecular alignment can 
often help to obtain higher mobility FET devices along a preferable direction.1-4  Such 
non-isotropic charge transport can give an insight into the charge transfer processes 
within a semiconducting material and in turn facilitate the design of new and 
improved materials.  A complicating factor, in this endeavour, however relates to the 
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fact that charge transport is an interfacial process and microstructure is typically 
measured as a bulk property, which in many cases is different to the interface.  The 
simplest material type to study charge transport anisotropy is a single crystal where 
distinct, discrete crystal domains can be probed without the complications of grain to 
grain interconnections i.e. grain boundaries.  Sundar et al. reported charge transport in 
anisotropy relating to different crystal planes in single crystal rubrene and showed that 
these crystals have a mobility 3 times greater along the b-axis as opposed to in the a 
axis direction shown below (Figure 5.1).
3
  
 
a)       b) 
 
 
Figure 5.1 a) A polar plot of the mobility of a rubrene single crystal rotated on a bottom gate 
transistor structure measured with an air gap dielectric.  The linear (black squares), saturated 
(red squares) and mobility fit (dotted line) reveal charge transport anisotropy b) Rubrene 
crystal packing showing the hole transport anisotropy, which was 4 and 15 cm
2
/Vs along the 
a- and b-axes respectively.3 
 
The highest mobility in single crystal rubrene transistors is thus obtained from the 
direction of the smallest co-facial π stacking distance, which comes from the highest 
transfer integral, simply speaking from the extent and proximity of overlap of the 
neighbouring atoms’ atomic orbitals.5  This relationship is also true for other single 
crystal acenes, where mobility anisotropy can be essentially related to the distance 
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between the stacked molecules compared to the direction of transport.
6
  Of course, the 
highest transfer integral comes from the molecules with the smallest intermolecular 
distance and thus the strongest attraction forces, therefore the high mobility plane 
tends to coincide with the direction of the fastest crystal growth plane, which is often 
fortuitous for device fabrication.  In single crystal semiconductors transport 
anisotropy is lost as temperature is reduced because band transport dominates (for 
further reading see Podzorov et. al).
7   
Realistically though, large scale fabrication 
processes will be unlikely to exploit single crystal materials due to the complications 
arising from the growing conditions that are required to make high quality single 
crystals.
8
  The anisotropy of multidomain crystals, semicrystalline materials and 
amorphous materials (Section 5.5) should thus also be considered .   
 
 
5.3  Multi-Domain Crystalline Semiconductors 
 
In terms of manufacture, multi-domain, crystalline semiconductors i.e. small 
molecules, oligomers and polymers, due to their comparatively good processability 
(as compared to single-crystal materials) are more likely to be exploited and should 
therefore be studied.  Unfortunately, anisotropy produced by alignment of multi-
domain materials can be complicated by intrinsic and extrinsic properties, such as 
polydispersity, stability, grain boundaries, 
9,10
 cracks, roughness, etc.
11,12
  In fact, the 
field effect mobility in such structures is thought to be predominantly dominated by 
grain boundaries, non-uniform multi-domain orientation and/or possible inter-grain 
connectivity.  The schematic shown in Figure 5.2 visualises this intergrain percolation 
of charges. 
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Figure 5.2  Extracted from Street et al.  Long polymer chains can bridge polymer crystallites, 
increasing electrical connectivity.
12 
 
In addition to grain interconnections provided by extended polymer chains, polymers 
are more likely to posses some amorphous regions, which may or may not affect 
mobility depending on the transport properties of these regions and percolation 
pathways.  Regio-random P3HT is essentially amorphous and its mobility is 2 orders 
of magnitude lower than regio-regular, semicrystalline P3HT, however as a result of 
steric hindrance from the irregular alkyl side chains intra-chain transport in regio-
random P3HT will be inhibited by breaks in conjugation as well as the lack of order in 
the microstructure. 
 
 
5.4  Liquid Crystal Phases in Organic Semiconductors 
 
One strategy to exploit for the production of aligned multidomain structures is the use 
of liquid crystalline materials.  Sirringhaus et al. aligned for example F8T2 (P6, Table 
1.4 b)) by exploiting the material’s nematic liquid crystalline character.13  This paper 
showed that despite poor π-π stacking, due to the out of plane side chains, the material 
still yielded a fairly high mobility and this was attributed to uniaxial backbone 
alignment.  A device anisotropy of 5-8 was achieved from devices oriented parallel (ǁ) 
and perpendicular (⊥ ) to the transport direction, this demonstrated the benefit of 
preferential alignment of the active polymer and showed that in this specific material 
the transport in the direction of the backbone was higher than the π stacking direction.   
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Nagamatsu et al. showed that alignment can induce anisotropy in P3HT, but this was 
only achieved with face down backbone alignment rather than edge-on alignment, 
which is believed to be the non-optimised orientation for the b-axis.
14
   This 
unfavourable orientation resulted in a level of performance, which was lower than the 
average literature value.  This b-axis alignment may be attributed to the omission of a 
hydrophobic (dipolar disorder buffer) layer therefore disrupting charge transport.   
Nevertheless, with no preference to the alkyl chain alignment, mobility anisotropies of 
up to 60 times higher were demonstrated, suggesting as shown for F8T2 above, that 
intrachain transport through the conjugated backbone can be higher than inter-chain 
hopping. 
 
 
 
 
Figure 5.3 Schematic structure of the polymer molecular arrangement in friction-transferred 
P3AT film. The diagram was extracted from Nagamatsu et al.
14
 
 
McCulloch et al. found anisotropy in the ribbon phase of PBTTT (at low yield), but 
this anisotropy was found to coincide with the grain size in the polymer.  The paper 
describes the control of the orientation of terraced nanoscale “Ribbons” of  flow 
induced alignment of PBTTT to form smectic-like, rather than nematic (Figure 5.4) 
aligned ribbons.
15
  This was achieved by accessing the high temperature liquid 
crystalline phase of the material.  This is scientifically interesting, on one side, the 
benefits of a more ordered smectic-like phase may be outweighed by reduced grain 
interconnectivity of the material. 
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a) nematic      b)  smectic 
 
 
 
 
 
Figure 5.4  Diagram highlighting the difference in backbone chain alignment of a) nematic 
and b) smectic phase polymers.  The smectic phase is, for PBTTT also known as the ribbon 
phase.
16 
 
In order to provide enough cohesion for this alignment process to work a hydrophobic 
surface treatment, which is beneficial for the higher performing edge-on alignment 
(where the a-axis is out of plane) was not used.  This work thus resulted in low 
mobilities and made it difficult to draw conclusions on the nature of charge transport 
within the material.   
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Figure 5.5  Differential scanning caloromitry of PBTTT recorded at 10  C/min identifying the 
melt for the backbone of the polymer and the side chain melt ( 220  C).  The side chain melt 
promotes liquid crystalline ordering ( 100  C). 
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In order to improve device performance and enable charge transport without the 
hindrance of in-plane alkyl side chains Lee et al. continued the work described above 
by introducing a zone-casting technique, which enabled deposition onto a optimised 
channel interface.
17,18
   A dichroic ratio of 6.6 and mobility, 0.06 cm
2
/Vs (⊥ ) 
compared with 0.2 cm
2
/Vs (ǁ) FET was obtained, which was attributed to the 
preferential orientation of the individual grains with respect to the charge transport 
direction and not greater in-domain ordering.    
 
 
5.5 Uniaxial/Biaxial Alignment 
 
In contrast to uniaxial alignment, as discussed in the literature review outlined above, 
biaxial alignment is rarely mentioned in the area of organic semiconductors.  Polymer 
semiconductors tend to have solubilising groups perpendicular to the co-facial π-
stacking direction.  These side chain groups are effectively insulating side chains and 
in order not to hinder charge transport they are required to orient normal to the plane 
of the direction of charge transport.19  This arrangement would in principle allow for 
additional alignment with respect to the backbone of the polymer.  If the polymer 
backbone was stretched in the direction of charge transport then the performance of 
the transistor may potentially be higher in this direction (assuming that transport is 
faster along the backbone rather than the inter-chain hopping direction as proposed by 
Sirringhaus et. al).
19
   With this in mind, biaxial alignment (where the alkyl side 
chains are edge-on and the backbone is parallel to the direction of transport) thus 
could yield higher mobility transistor devices.
20
   This microstructure has recently 
been proposed for CDT-BTZ (P8, Table 1.4 b)) where a high mobility of around 5 
cm
2
/Vs was obtained.
2 
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5.6 Amorphous Regions 
 
At the lowest end of the spectrum, in view of microstructure, one should also take into 
consideration the amorphous portion of semicrystalline matter, which can still behave 
anisotropically.  An amorphous material can be preferentially aligned, but can also be 
devoid of any regular arrangement.  As an example, the stretch alignment of a 
polymer will exhibit anisotropic properties.  The extent of stretch could however 
affect the crystallinity too. 
21
 
 
 
5.7 Alignment Methods 
 
Various methods for uniaxial chain alignment are shown where anisotropic charge 
carrier mobility is demonstrated.  Typically transport along the polymer chain i.e. 
intra-chain transport is higher than interchain transport (from π stacking).  One must 
be careful however, to consider that the casting direction may not always result in a 
parallel chain alignment.  In all examples given below an improvement in µFET was 
found when alignment of the chain corresponds to a parallel alignment (ǁ) with respect 
to the direction of charge transport.  
 
 
Table 5.1   Literature values showing the effect of molecular orientation on µFET obtained 
from various alignment techniques.  More detailed information relating to these polymers can 
be found in Table 1.4. 
 
Material 
 
Method µ(ǁ)/µ(⊥) Ref. 
F8T2 (P6) Rubbed polyimide 5-8 13 
PBTTT (P2) Zone casting 6.6 17 
P3HT (P1) Friction transfer 22 20 
P3HT (P1) Directional crystallisation 20 22 
CDT-BTZ (P8) Dip coating 2 31 
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There are many ways in which macroscopic alignment can be achieved.  Techniques 
are similar to those employed in the area of liquid crystal research such as rubbing
19
 
stretching, 
22 
friction transfer,
23
 lyotropic alignment, directional drying
16
 dip-coating, 
24
 flow-coating,
15
 shrinking
25
 and surface-induced photo-alignment has been reported 
for various semiconductors.
26 
 
 
5.8 Alignment of Poly(3-hexylthiophene) through Directional Drying  
 
In this thesis, we apply a directional drying technique to achieve a relatively high 
degree of uniaxial alignment in one of the most investigated polymers, P3HT (P1, 
Table 1.4 b)).  Unlike the often complex methods described previously, a facile 
technique (for the purpose of characterisation) was employed, where anisotropy is 
created through directional evaporation.  This type of alignment is based on an 
intermediate state, where the polymer begins to align with the aid of the evaporating 
solvent and mass transfer of the polymer.  In this specific case, P3HT was dissolved in 
chloroform (7 mg/ml) and cast onto HMDS treated bottom gate transistor test 
substrates, which comprise of a doped silicon wafer (used as the gate), thermally 
grown oxide layer (used as the gate dielectric) and source-drain transistor structures 
and connecting pads. The semiconductor deposition process and measurements were 
carried out in a nitrogen containing glove box.  The substrate was tilted as shown in 
the diagram presented in Figure 5.6, so that the meniscus (provided by stronger 
cohesion between the solvated molecules than to the hydrophobic HMDS surface) 
hinders wetting to the substrate.   
 
 
 
Figure 5.6   Substrate arrangement where θ = 9o creates a drying edge that aligns the polymer.  
The silicon dioxide pre-patterned substrate contained perpendicular and parallel devices with 
respect to the drying direction.   
Scratch to seed 
drying edge 
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As the solvent evaporates a high viscosity drying edge is formed, which preferentially 
aligns the polymer.  The loss of solvent is more significant at the uppermost edge, 
where the thickness of the formulation (solvent plus OSC) is at its thinnest on the 
substrate.  This difference yields a drying edge, which effectively moves down the 
substrate leading to a directional growth of the polymer until all the solvent has 
evaporated.  It was found that with some polymer formulation/substrate combinations 
it is possible that the formulation just reticulated into a thick undefined mass without 
coating any of the transistor structures.  To avoid this it was sometimes necessary to 
provide a hydrophilic area at the top of the substrate, so that the drying edge is 
initiated without reticulating. A useful way to achieve this was simply to scratch the 
HMDS coated SiO2 surface and effectively seed the drying edge (Figure 5.6), 
however, for P3HT, a seed scratch was not required.   
 
In order to provide sufficient alignment a 9  tilt angle of the substrate was employed; 
no further optimisation was required.  The degree of preferential alignment is evident 
from the birefringence observed in polarised optical microscopy (Figure 5.7).   
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Figure 5.7  Optical micrographs of an aligned P3HT OFET device at 0  , 30  , 40  and 45  with 
respect to one of the polarisers. The panels are ordered from left to right and top to bottom. 
The channel length of the device is 15 µm and the scale bar is 150 µm. 
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FET devices were characterised such that the transport direction was either parallel (ǁ) 
or perpendicular (⊥) with respect to the direction of movement of the drying edge.  
Electrical measurements were made in a nitrogen atmosphere using a Hewlett-
Packard 4155B semiconductor parameter analyzer (for detailed measurement 
parameters see appendix).  The FET mobility in these bottom gated devices did not, 
however reveal any significant charge transport anisotropy (Table 5.2) and 
performance was similar to spin coated control devices.  
 
 
Table 5.2  FET mobility of molecularly aligned P3HT compared to spin coated P3HT. The 
mobility is calculated from the slope of the source drain using the equation (from formula 
1.1). 
 
Bottom Gate P3HT Device µSAT (cm
2
/Vs) 
Drying direction ǁ to transport 0.026 
Drying direction ⊥ to transport 0.024 
Spin coated device same batch 0.02 
 
 
It is well known that charge transport occurs in the first few monolayers of an organic 
semiconductor,
27
 which, in this case, is at the bottom interface of the semiconductor.   
Our results indicate that the microstructure and thus the charge transport at the bottom 
interface is predominantly affected by surface properties such as the surface energy of 
the dielectric
28
 rather than by the directional drying process employed here.  
Presumably this is why our bottom-gate devices showed no significant µFET 
anisotropy; the optical anisotropy is merely an indication of the bulk properties and 
not the extent of alignment present in the first few layers of the 
semiconductor/dielectric interface.   
 
To investigate directional drying further, we therefore prepared top-gate device 
structures, where the top surface of the semiconductor is less likely to be affected by 
the dielectric (as long as an orthogonal solvent to the semiconductor is employed 
during deposition of the dielectric). Top gate FET structures are not conducive to 
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oxidatively unstable semiconductors like P3HT because the dielectric is normally 
deposited in ambient conditions after the semiconductor has been deposited, 
increasing the chance of degradation from doping.   We therefore set out to find a 
more oxidatively stable material which in addition was more likely to possess a larger 
degree of stiffness.  The stiffness of P3HT is represented by the block diagram in 
figure 5.8 a) where each of the polymer units represents unsaturated linked monomer 
units.  The linkage is a single bond which introduces a degree of flexibility around 
each bond, but the complete chain possesses extended π-orbital interaction with its 
neighbouring units; a feature which may restrict backbone flexibility.  The diagram 
shown in figure 5.8 b) represents a copolymer comprising a larger conjugated co-unit 
(B), this schematic may be representative of a stiffer polymer such as PBTTT (Table 
1.4 b)); a material that often displays higher field effect mobilities. We thus 
endeavoured to find a polymer that comprised of an even larger co-monomer unit 
similar in structure to that depicted in figure 5.8 c).   The arrows in figure 5.8 
represent the limits of flexibility envisaged from these polymer systems.  The mixed 
acene co-polymer as shown in Figure 5.9 (M1) is representative of such a material in 
which we sought to employ for this study.  
 
 
Figure 5.8  Block diagram structure of the coplanar alternating A-A or A-B copolymers; a) 
represents P3HT or similar materials where restricted movement may possess limited 
backbone flexibility.  Polymer b) represents a copolymer such as PBTTT where one of the co-
monomers is a larger conjugated unit reducing polymer flexibility somewhat further. Polymer 
c) is the type of material that we sought to investigate in this study. 
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Material (M1) is synthesised by a step growth polymerisation, which leads to an 
alternating A-B co-polymer (Figure 5.9).  It possesses extended π-conjugation across 
repeating unit and the bond linking the two monomers denoted by the arrow in Figure 
5.9 is the location of highest rotational freedom within the backbone of the polymer.   
 
 
 
Figure 5.9 Outline structure of the coplanar alternating A-B copolymer; material (M1). The 
arrow denotes the most flexible part of the polymer. The molecular weight is given in the 
Appendix.  
 
 
The highlighted linkage (Figure 5.9) is thereby important; it is known that steric 
hindrance will twist the backbone out-of-plane, which is a feature that can have the 
unwanted effect of hindering intramolecular transport along the chain and obstructing 
good molecular packing also hindering intermolecular transport.  This polymer (M1) 
was designed so that the low energy conformation contains a very limited amount of 
steric hindrance, unlike for example, the benzene - benzene coupling used in e.g. 
PTAA (P4, Table 1.4 b)), which is slightly twisted out of the conjugation plane.  Note 
however, that in solid films there will be less twist than in solution phase).
29
  The 
molecular weight of this polymer is given in the Appendix. 
 
 
5.9 Uniaxial Alignment of High Performance Polymer 
 
Before FET devices were fabricated by the directional drying process described 
above, we set out to gauge the susceptibility of (M1) to oxidative instability and poor 
injection from the electrodes.  A useful indication can be obtained from the HOMO 
and LUMO levels of the polymer, which can be approximately determined from 
cyclic voltametry measurements.  As discussed in Section 2.7 a p-type polymer with a 
deep HOMO (< -5.4 eV by cyclic voltametry) will often suffer from contact resistance 
97 
 
since typical electrodes for electrical FET device characterisation are made from gold 
and gold is known to have a work function of approx. -4.5 to -5.2 eV creating an 
potential energy barrier to charge injection of 0.9 eV.  If on the other hand the HOMO 
level is too raised to ~> -5.0 eV then it will be oxidatively unstable (see Section 
1.4.8).   The electrochemistry of the (M1) was thus investigated using cyclic 
voltametry (Figure 5.10).    
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Figure 5.10 a) Cyclic voltamogram of (M1) coated onto Pt wire.  The potential is offset from 
calomel (assumed to be -4.7 eV) b) The inflection representing LUMO offset c) The 
inflection representing the HOMO offset.  The calculated values for the LUMO and HOMO 
respectively are – 3.6 eV to -3.7 eV and -5.6 eV to – 5.7 eV.  
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The HOMO level was found to be around -5.6 to -5.7 eV.  This is consistent with 
similar polymer structures in this material class and it indicates that the use of this 
polymer in devices will lead to non-ohmic contacts to gold. Therefore in all of the 
following OFET measurements relating to this polymer we employed the dipole 
inducing electrode Self Assembled Monolayer (SAM), pentafluorobenzene thiol 
(PFBT) see Figure 5.11.  PFBT has been shown to induce, a -1 eV electrode work 
function shift, which should be sufficient to provide a good ohmic contact.  
Considering the ambient stability of (M1), due to the relatively deep HOMO given in 
cyclic voltametry it would be expected to be stable to doping from the 
environment
30,33
 (for further reading see Newman et al.).
30
   The potentially better 
stability of the (M1) compared with P3HT made directional coating in a normal 
laboratory environment possible without the necessity, to use an inert atmosphere 
unlike for P3HT.  A further benefit of using a more stable semiconductor is the fact 
that a top gate FET device geometry can be used where the location of charge 
transport within the semiconductor, which is at the top interface (unlike in bottom 
gate devices) and no longer requires a low energy substrate surface such as HMDS.   
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Figure 5.11 The molecular structure of pentafluorobenzene thiol (PFBT). 
 
 
For FET device fabrication, (M1) was dissolved into o-dichlorobenzene (4mg/ml) and 
then cast onto a cleaned glass substrate (described in Section 5.11) with source-drain 
electrodes made of gold (~35 nm), defined by evaporation through a shadow mask.  
The gold electrodes were subsequently treated with PFBT to produce a SAM layer to 
aid injection.  For this purpose, we used a ~10 mmol solution in isopropyl alcohol 
(IPA) and “soaked” the electrodes for a total of 1 minute followed by a thorough IPA 
rinse.  The same tilted drying method used for P3HT as described above was 
employed to produce films of (M1), except this time the substrate was atop a hot plate 
set to 100  C and placed in a fume cupboard instead of a glove box.  Despite the higher 
casting temperature and due to the higher boiling point of o-DCB (180  C) compared 
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to chloroform (65  C), which was used in the case of P3HT directional drying (Section 
5.8) the o-DCB films took significantly longer to dry (approximately 20 minutes), 
providing the semiconductor more time to align.  In top gate devices the directional 
drying was prepared on two separate substrates, so that the drying direction could be 
oriented either perpendicular or parallel to the direction of transport in the FET (see 
Figure 5.12 (a)). 
   a) 
 
    
  b)     c) 
 
 
 
 
 
 
   
Figure 5.12 (a) (M1) directionally dried on two 1 inch square slides with the drying direction 
created by the slope positioned in parallel and perpendicular orientations with respect to the 
direction of transport for respective OFET measurements.  The blue lines indicate the area 
where the substrate thickness was consistent. (b) The same substrate viewed through crossed-
polarised microscope. Each micrograph incorporates an arrow depicting the drying direction. 
(b) is oriented with the drying direction parallel to one of the polarisers; (c) is the same 
transistor area rotated by ~45 degrees.  The white and black scale bars both are 200 µm.  The 
source-drain electrode features can be seen through the aligned semiconductor and a 
colourless dielectric. The wide black bar through the middle of panels (b and c) is the gate 
line, which was deposited after the alignment process. 
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The resulting films displayed a strong optical anisotropy (birefringence) when viewed 
between crossed polarisers (see Figure 5.12 b) and c)). This is a good indication of 
preferential alignment but not the extent of order displayed by the polymer.   
 
To investigate µFET anisotropy the electrical characteristics were measured for both 
orientations; parallel and perpendicular to the direction of transport.  The results 
shown in Table 5.3 and Figure 5.13 are for devices using a top gate architecture with a 
low k dielectric, which does not dissolve the semiconductor.  The dielectric must 
therefore be soluble in an orthogonal solvent to the semiconductor, which in this case 
was decane and posses good dielectric breakdown and film forming properties.  A 
suitable dielectric that fits this description was obtained from Merck (D320), however 
a substitute such as Cytop
TM
, which is based on fluorinated solvents can also be 
employed effectively.  D320 was spin coated at 500 rpm for 10 seconds then 2000 
rpm for 1 minute to obtain a flat 1 µm film.  The dielectric is deposited on top of the 
semiconductor and. The stack was annealed for 2 minutes at 100 °C on a hot plate 
prior to gate dielectric and gate electrode deposition.  Gold was used for the gate 
electrode (30 nm) and to provide fair mobility comparison only devices in the same 
thickness region were electrically tested.  Indeed, devices in the thicker region >240 
nm or thinner regions <20 nm did not work.  Presumably this was due to poor film 
characteristics creating large access resistances and/or dielectric breakdown.   
 
 
Table 5.3 The top gate device mobility for FETs comprising active layers of (M1) parallel 
and perpendicular to the casting direction. The µSAT values are shown from an average of 
three 20 µm channel length devices. 
 
Sample orientation µSAT (cm
2
/Vs) 
Drying direction (ǁ) to transport  0.15 ±0.01 
Drying direction (⊥) to transport 0.24 ±0.01 
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Figure 5.13 The transfer characteristics and saturated mobility plots for a) parallel and b) 
perpendicular drying directions. Note that the mobility plot is only representative when VG > 
VSD. 
 
 
It is evident from the data shown above in Table 5.3 that the device mobility in 
unidirectionally oriented (M1) structures is indeed anisotropic.  The highest mobility 
was observed for FET devices, where the device was measured with charge transport 
perpendicular to the casting/drying direction.  Typically, the parallel drying direction 
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yields higher mobility devices, since many polymers tend to align with their polymer 
chains parallel to the drying direction and transport is normally higher for this 
orientation see (Table 5.1).  However, in this case we cannot assume the polymer 
chains are extended along the drying direction; it is known that the side chains can 
control the molecular orientation rather than the backbone of the polymer.   
Furthermore, charge transport may be influenced by many factors, which could also 
behave anisotropically e.g. intergrain connectivity.
9,10
   
 
 
5.10  Influence of Solvent Selection  
 
 
Despite the quantitatively good alignment of (M1) an important factor to be 
considered is the effect of the degree of crystallinity of the deposited active layer.  For 
example if (M1) is spin coated rather than directionally dried from o-DCB (4mg/ml) at 
1500 rpm for 60 seconds the polarising optical microscope reveals ordered domains 
(Figure 5.14 a), b) and c).  This is entirely different to films prepared by spin coating 
from mesitylene the solvent used for directional drying to produce our aligned films.  
This observation suggests that the conditions provided by spin coating from o-DCB 
are more favourable for obtaining good molecular order than with mesitylene.  This is 
also apparent from the polarised optical micrographs of (M1) spin coated from both o-
DCB and mesitylene presented in Figure 5.14 c) and d).    
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a)                                  b) 
 
 
 
 
 
 
 
 
 
c)       d) 
 
 
Figure 5.14  Polarised optical micrographs of (M1) deposited on glass via spin coating from 
o-DCB, viewed between cross polarisers. a) Film orientated randomly with respect to the 
polarisers. b) The same transistor area rotated by ~45 degrees.  The white scale bar is 500 µm, 
the source-drain electrode pads can be seen through the semiconductor and a colourless 
dielectric. The continuous wide bar in a) and b) is the gate line, which was deposited after the 
semiconductor.  Panel c) and d) display higher magnification polarised optical micrographs of 
(M1) spin coated from c) o-DCB d) mesitylene showing lack of film texture, which is 
reminiscent of a largely unordered structure.  The white scale bar is 100 µm. 
 
The textured domains, obtained from spin coated o-DCB formulations were not 
strongly affected by the spinning conditions, as long as the wet film was allowed to 
dry at room temperature, before it was annealed.  During the process of solvent 
evaporation, (when viewed under the microscope transported into a fume-cupboard) 
the spin coated film would typically dry and crystallise at the same time.  In other 
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words, the textured domains were formed during solvent evaporation rather than 
during subsequent annealing steps.  In fact, optical microscopy did not reveal any 
effect of annealing even when heated above the Tg of the polymer (see Appendix).   
 
To summarise, crossed-polarised microscopy on films of (M1) suggest that the most 
dominant influence on the microstructure of this polymer is the selection of solvent 
rather than the casting conditions and the introduction of molecular orientation.  As 
stated earlier, spin coating the polymer from mesitylene yields a relatively featureless 
microstructure of low – if any – birefringence, which is characteristic for amorphous 
structures or architectures of a low degree of crystallinity (Figure 5.14 (d)).  It is 
evident from our data that the solvent used to produce the thin-film structures plays an 
important role.  One possible reason for this observation could be related to the 
boiling point of the solvent.  Sirringhaus et al. have shown this to be the case for 
P3HT FETs
18
 where higher boiling point solvents allow for greater order and higher 
µFET.  This trend however is in contrast to what we observe with (M1); films prepared 
by spin coating from very high boiling point solvents such as trichlorobenze and CHB 
were predominantly amorphous in nature, as deduced from the lack of birefringence 
in cross-polarised microscopy.  Without further investigation it is, thus, difficult to say 
why the lower boiling point o-DCB leads to molecularly more ordered 
microstructures, comprised of randomly aligned domains. Lyotropic behaviour with 
this solvent could, at this stage, not be ruled out.  These issues will be part of future 
studies.  Nonetheless, if these domains form part of the active surface (area of charge 
transport) of the semiconductor and they represent a higher level of crystallinity then 
one may expect a higher µFET as a result.  We thus made transistors from spin coated 
films of (M1) using o-DCB as the solvent and find that FET devices made from o-
DCB indeed, lead to higher average mobilities than those fabricated from directional 
drying (see Table 5.4), which is in agreement with the hypothesis given above.  
Intriguingly, the µFET deduced for these devices is in the same range as amorphous 
silicon structures and other benchmark polymers,
31
 indicating, with suitable choice of 
solvent, that simple spin-coating procedures can lead to high performance devices. 
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Table 5.4   FET device performance of (M1) showing peak mobility and spread for saturated 
and linear regimes of individual devices belonging to the same substrate and therefore made 
under the same processing conditions. 
 
 
 
 
Device (#) 
(cm
2
/Vs) 
µSAT µLIN 
1 0.73 0.58 
2 0.45 0.36 
3 0.70 0.56 
4 0.60 0.48 
5 0.30 0.24 
6 0.37 0.30 
 
 
 
A significant level of device to device variation was observed for spin coated devices 
(Table 5.4) and there was no visible trend when attempting to correlate the crystal 
domains of individual transistors with device performance.  Charge transport variation 
could however be attributed to anisotropy from local alignment conditions of the 
randomly oriented domains on the sub-micron level, which is below the resolution of 
the optical microscope.  Hassenkam et al. demonstrated such an effect by electrostatic 
force microscopy:  the potential drop of a current passing film of P3HT is plotted 
against the step height of randomly oriented domains of P3HT, where favourable 
transport resulted from (ǁ) alignment of the backbone to the transport direction (Figure 
5.15).
32 
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Figure 5.15  Extracted from Hassenkam et al the potential profile along the direction of 
charge transport.
34
  The profile exhibits step-like features as indicated by the numbered 
intervals.  The edges of the steps are identified by the letters a) to d).  The steps are 
interpreted as being domains of highly ordered and therefore highly conducting, conjugated 
polymers, where the slope of the step is determined by the direction of the domains relative to 
the current.  A proposed model of this interpretation and its relation to the data has been 
depicted schematically above each regime of the curve. 
 
 
Further investigation into FET devices spin coated from other solvents showed lower 
µFET see Table 5.5 even when high boiling temperature solvents were used.  
 
Table 5.5 Top gate device mobility of (M1) spin coated on to 20 µm channel length 
structures.  CHB is cyclohexylbenzene and o-DCB is dichlorobenzene. 
 
Solvent µSAT  
(cm
2
/Vs) 
Tb  
( C) 
Toluene 0.2 ±0.01 98 
Mesitylene 0.3 ±0.03 164 
o-DCB 0.5 ±0.25 180 
CHB 0.3 ±0.03 240 
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Our results, in corroboration with the literature, show that device performance, and 
especially µFET, is not dependent on uniaxial alignment alone, but is can also be 
dependent on other factors such as degree of crystallinity; grain to grain 
interconnectivity and the extent of biaxial orientation,
9,10
  which can be modulated, 
e.g. by selection of film deposition parameters. In the case of (M1), when o-DCB is 
used as the solvent, it was found that this lead to the best performing devices, possibly 
because this solvent leads to a certain degree of molecular order in the 
semiconducting polymer; however, the origin for this favourable behaviour is unclear. 
Further work will be needed to establish more detailed 
structure/property/interrelationships. 
 
 
 
5.11  Conclusions 
 
 
High FET device performance (0.5 cm
2
/Vs) was achieved for transistors prepared 
from (M1), provided a suitable solvent was used during deposition via spin coating.  
Deposition via directional drying lead to preferential molecular order in the active 
layer of the semiconductor, which was demonstrated by optical and electrical 
anisotropy.   This resulted in 60% higher mobilities when the channel was positioned 
parallel to the drying direction.  Somewhat surprisingly, however, the best performing 
devices made of such oriented structures (using mesitylene as the solvent) showed 
lower FET compared to devices that were simply spin coated from o-DCB.   This 
essentially means that any directional drying process, although showing anisotropy, 
does not yield the highest device performance for this specific material. There may 
thus be reason to speculate that a difference in the microstructure and the 
macromolecular arrangement is the origin of the observed difference in device 
performance between the two deposition techniques.  Thus, further in-depth 
investigation into the microstructure of the as-deposited semiconductor films over 
different length scales will be required to draw more solid 
structure/processing/performance interrelationships.  However, based on our results 
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the type of microstructure that seems favourable for charge transport for devices 
based on (M1) is one where an interconnected multidomain architecture is obtained 
that has a higher crystallinity resulting in better packing as shown in Figure 5.16 b).  
This appears to benefit charge transport compared to a directionally oriented, non-
interconnected structure (schematically depicted in Figure 5.16 a)).  
 
a)                  b) 
 
 
 
 
 
 
 
 
 
 
Figure 5.16  2D representation of the potential microstructures depicted schematically of 
(M1) that can be obtained with preparation methods by a)  directional alignment; b) spin 
coated from o-DCB formulation. 
 
In order to assess the degree of crystallinity further, density measurements 
(pycnometry) would be a worthwhile endeavour, although a higher density does not 
always mean higher crystallinity.   
 
 
 
5.12  Materials and Methods 
 
 
DSC was carried out on a poly(2,5-bis(3-tetradecylthiophen- 2-yl)thieno[3,2] 
thiophene) with an alkyl side chain of C16 (C16 PBTTT (P3)), which was obtained 
from Merck Chemicals (Mw ~ 43 kg/mol, Mn ~ 25 kg/mol).  Detailed DSC settings 
are described in the Appendix.  Glass substrates (XG grade) were purchased from 
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Corning and were cleaned  using 30 minutes sonication in a 3% solution of Decon 
90
TM
 obtained from Decon Laboratories, at 65  C.  The substrates were thoroughly 
rinsed with de-ionised water. Bottom gate OFET devices were made from 
prefabricated and HMDS treated Philips substrates. 
 
 
Thermal annealing of spin coated films of (M1) were carried out at 195  C on a hot 
plate to ensure all of the residual solvent had left the film and to promote 
microstructure ordering.  The annealing temperature was selected such that it was 
above the polymer’s Tg, but below its Tm , where Tg < Tann < Tm.  Annealing, however 
made no difference to the average mobility and did not change the appearance of the 
film as observed under cross polarisers, thus the maximum temperature necessary was 
100  C, which is suitable for roll-to-roll processing. The Mw of (M1) was 143 
(kg/mol), Mn was 52 (kg/mol).  AFM scans were performed on a Veeco Nanoscope 
8.1 Dimension Icon equipped with scan assist. Scan rate 0.97 Hz, sample line = 512 
and peak force set-point = 0.01988 V.  
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Chapter 6. 
 
Blends of Low- and High-Molecular Weight Conjugated Polymers 
 
6.1  Abstract  
 
We investigated the effect of blending two different molecular weight batches of the 
same polymer (M1) (Figure 5.9) with the goal to gain an additional tool to manipulate 
device performance.  We find that adding a small fraction of low-molecular weight, 
long chain oligomer to the higher molecular weight version of the same material 
yielded higher overall µFET despite the fact that the neat, lower molecular weight 
species displayed a significantly lower mobility.  The mobility gain was relatively 
small, however the trend we demonstrated in this chapter indicated that there is 
further scope for additional improvements by careful selection of different molecular 
weight materials. 
 
6.2 Introduction 
Several groups have shown that at low molecular weight, the µFET of semiconducting 
macromolecules scales with molecular weight as long as, Mw<Me is satisfied, where 
Me is the average molecular weight between entanglements.
1,2
   This behaviour seems 
to saturate as a result of chain entanglements, which can occur when the Mw exceeds 
4Me.  Effectively as Mw increases crystalline domains of extended rod like oligomers 
lead to a more crystalline morphology were crystalline moieties are interconnected 
with amorphous regions.  It is speculation however, that this initial linear mobility 
increase is solely due to the increased order as a result of extended rod like molecules 
alone, since many properties of a polymer are dictated by the same relationship
1
 to 
molecular weight; these include melting temperature, density and certain mechanical 
properties.  For P3HT (P1, Table 1.4 b)) this transition, where µFET saturates, occurs 
at ~40 kg/mol.,
1,2
 but more rigid macromolecules, such as PBTTT (P3, Table 1.4 b)) 
have been shown to possess a large persistence length and can give higher µFET.
3-5
  
Crystallisation is often facilitated by more rigid macromolecule backbones.
1
  Since 
these stiffer macromolecules possess a larger Me higher molecular weights may be 
required to optimise the materials processing properties for certain deposition 
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methods e.g. screen printing.  Unfortunately, when synthesizing a polymer the extent 
of polymerization can be restricted by impurities and solubility, the molecular weight 
of a polymer is hence not always easy to control and it is often the case that an 
intended molecular weight is not reached. 
In this chapter, we investigate the possibility of increasing µFET by blending a low 
molecular weight polymer with an often less easily synthesised high molecular weight 
version of the same polymer.  To this end, a concern is related to how well two 
differing molecular weight polymers will mix, since two polymers dissolved in a 
common solvent will typically start to phase separate as the solvent concentration is 
reduced.
4
  The Flory-Higgins theory predicts an energetic tendency for two non-
interacting polymers to de-mix.
4,6  
 This process however, can be hindered kinetically 
and thus will be highly dependent on processing conditions.  In addition, thin film 
behaviour and interfacial interactions will complicate theoretical models for defining 
the process of phase separation.  For these reasons we take an empirical approach to 
this type of blending.  We utilise two batches of material (M1) described in Chapter 5 
(Figure 5.9) that possess two different molecular weights (Table 6.1).   
 
Table 6.1   Properties of (M1) synthesised according to two different polymerization methods 
to yield different molecular weights. The polymers displayed monomodal molecular weight 
distrobution. Mw: weight average molecular weight; Mn: number average molecular weight. 
 
 
Property (M1) 
 Low High 
Mn (kg/mol) 36 52 
Mw (kg/mol) 91 143 
Polydispersity 2.5 2.7 
 
 
6.3  Results and Discussion 
 
The mass of the repeating unit of (M1high) is 1754 g/mol, thus the average polymer 
chain length is 230 nm when fully extended.  This length is easily calculated from its 
Mw, the average number of repeat units (approximately 80) per polymer chain and an 
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estimate of the repeat unit length.  The polymers (M1high and low) may thus be better 
described as long-chain oligomers forming chain extended crystals;
1,7
 however, for 
simplicity we will continue to refer to them as a polymers.   
 
In order to investigate the influence of Mw on the microstructure of (M1) we first 
performed optical microscopy.  As shown in Figure 6.1 the lower molecular weight 
polymer exhibited a finer crystalline domain size when deposited from the same 
solvent under the same deposition conditions. This may be due to the higher degree of 
nucleation provided by a combination of the solvent and the deposition conditions. 
 
a)    b) 
 
 
Figure 6.1  Polarised optical micrographs of (M1) spin cast from o-DCB (from 7 mg/ml at 
800 rpm). a) Mw ~ 143 kg/mol; b) 91 kg/mol.  The black scale bar is 200 µm in both panels. 
The polymers crystalline domain sizes are smaller for the low molecular weight material.  
 
 
Subsequently, a 50:50 (by weight) mixture of the two (M1) batches and the parent 
semiconductors were fabricated into top gate FET devices. The polymer 
semiconductor films were deposited by spin coating from o-DCB onto glass substrates 
with defined gold source-drain structures prior to a 1 minute drying step followed by a 
subsequent gate insulator (Cytop) and gate electrode deposition.  The µFET of each 
device was measured and compared (Table 6.2). 
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Table 6.2   Charge carrier mobility values for (M1) of the different molecular weight 
materials and a 50:50 ratio (by weight) blend. 
 
 
 
System 
µSAT  
(cm
2
/Vs) 
(M1) low 0.06 
(M1) high 0.25 
1:1 (M1) low+high 0.18 
 
 
For the devices based on the parent batches, prepared according to the same 
deposition conditions and device geometry, SAT was lower for the lower molecular 
weight polymer.  This can be explained by the apparent increase in the number of 
grain boundaries and reduced grain to grain interconnectivity,
5
 which is in agreement 
with Müllen et al. who found a similar trend when comparing device mobility with 
molecular weight.
8
  Devices made from a 50:50 mixture yielded lower SAT compared 
to the high molecular weight polymer, however this result was encouraging as a 
mobility higher than the average of the two neat polymers was obtained.   
 
We therefore prepared a second set of experiments investigating the effect of blends 
comprising lower fractions of the low molecular weight batch.  Interestingly, an effect 
of composition on microstructure is observed by optical microscopy, where the 
highest percentage of low molecular weight polymer (20%) resulted in the largest 
domain size (Figure 6.2 a)).  To obtain a fair comparison of the device mobility we 
measured several transistor devices with the same values for the channel length and 
width and observed a clear trend.  Clearly, the highest µSAT was found for the blend 
comprising 5% fraction of the low molecular weight material, which possessed a finer 
microstructure (Figure 6.2(b)).  Most remarkably, the device performance of the 
highest mobility blend was significantly higher than the one of the neat polymers. 
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Figure 6.2 a) Polarised optical micrographs of binaries of low molecular weight (M1) 
blended into high molecular weight (M1) spin cast onto high quality glass substrates from 7 
mg/ml solutions in o-DCB.  The coloured squares represent the various weight % fractions 
corresponding to the same colour in the saturated mobility graph.  b)  The saturated mobility 
versus weight % fraction of the low molecular weight polymer in such blends. Each data point 
represents the device performance of a discrete transistor.  
 
6.4  Conclusions 
 
Two differing molecular weight polymers can be utilised in order to attain the 
beneficial properties of both semiconductors resulting in a higher µSAT . The high 
molecular weight batch was added to retain intergrain connectivity and improve 
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molecular percolation, while the smaller molecular weight material may aid in 
providing denser packing from reduced viscosity as a result of fewer entanglements 
per polymer chain. It is evident from our results that the improvement was modest, 
however a clear trend was observed with the level of experimental error being very 
small, which was demonstrated by measuring several devices and reproducing the 
same behaviour for each individual set of FETs (Figure 6.2 b)).  The origin of the 
improvement in overall µSAT from the addition of a significantly lower mobility batch 
of low molecular weight remains unclear, and further investigations are required to 
elucidate whether the low molecular weight fraction indeed fills voids.  Empirically 
however, to identify if this trend continues, further improvements in device 
performance may be possible from even smaller oligomers of the same material or 
from smaller quantities of the same low molecular weight batch.  Furthermore, it 
would be interesting to identify how different ratios of chain extended to chain 
entangled polymer chains affect device performance for such low molecular 
weight:high molecular weight blends.  Higher molecular weight materials may need 
to be used for this purpose since we believe both polymers in this study are already 
predominantly chain extended.  For this purpose one could utilise preparative-gel 
permeation chromatography (GPC) to provide materials of a range of well-defined 
molecular weights.  In fact, this technique can provide significantly better control over 
both molecular mass and polydispersity of a given polymer.  Moreover, the work 
presented in this chapter can be readily extended to other semicrystalline polymer 
systems to elucidate if the observed trend is widely applicable or specific to the 
polymer class investigated in this Chapter.  
   
6.5  Materials and Methods 
High and low molecular weight batches of (M1) as described in Chapter 5 were 
dissolved in o-DCB (Sigma-Aldrich) at 7 mg/ml. The corresponding volume 
percentages of each solution were added and FET devices were spin coated at 1500 
rpm for 1 minute onto substrates utilised for top gate devices (detailed description 
given in Chapter 2).  A Leica DMLP polarising optical microscope was used for 
optical microscopy.  The molecular weight determinations were made using gel 
permeation chromatography (GPC) using trichlorobenzene as the carrier solvent.   
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Chapter 7. 
 
The Workfunction of Injecting Electrodes and their Stability 
 
 
7.1 Abstract 
 
 
This chapter describes an investigation into the effect of solvent used to deposit the 
semiconductor on the resulting workfunction (ɸ) shift of FETs comprising thiol 
treated source-drain electrodes for field effect transistors (FETs).  We furthermore 
demonstrate that this (ɸ) shift affects FET device performance of deep HOMO 
polymers.  A trend was identified relating to the work function shift provided by the 
thiol and how this was affected by exposure to different solvents.  Our data reveals the 
significant effect of processing history on the properties of source-drain electrodes of 
an OFET and we identify processing conditions that should be avoided and show how 
to reduce contact resistance often seen with deep HOMO polymers.  
 
 
7.2 Introduction 
 
 
Hole transport semiconductors that have deep HOMO positions (lower than -5.5 eV) 
are prone to poor charge injection due to non-ohmic electrode contacts (see Section 
1.4.6).  Bürgi et al. reported that transistor current output is reduced exponentially 
with the height of the energy level barrier and concluded that if the dipole induced 
does not exceed the work function of the semiconductor an unwanted Schottky 
contact is formed.
1
   Typical electrodes such as gold, silver and copper all have work-
function (ɸ) values that are around -4.5 eV,2 depending on adsorbents.3   These 
electrodes can thus present an energy barrier for many semiconductors and may be 
problematical for charge injection into, specifically, deep HOMO polymers.
4
   
Injection is further complicated when using relatively reactive copper and silver 
electrodes because of surface oxidation,
5,6
 and for essentially all electrode materials, 
by adsorption of contaminants from the environment.
10
   Platinum, palladium and 
alloys of such have naturally deep work-functions (ɸ ~ -5.7 eV), which benefits 
charge injection (for p-type semiconductors), but these materials are very expensive 
and are still affected by surface contamination. Oxide electrodes, such as 
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molybdenum oxide (~ -5.6 eV)
7
 are difficult to deposit and require an underlying 
conducting layer.  The choice of a suitable electrode material for use with deep 
HOMO semiconducting polymers is thus limited.  An effective alternative to the 
above involves the use of dipole inducing thiol Self Assembled Monolayer (SAM as 
discussed earlier in Chapter 1. (1.5.3)).
8
   In this study, we investigate the stability of 
such treated electrodes and identify processing conditions that are beneficial and those 
that should be avoided.  This sensitivity of (ɸ) is particularly important when 
evaluating charge transport of devices where deep HOMO (-5.8 eV) polymers are 
used. 
 
 
The predominant mechanism responsible for limiting injection is, controversial and 
not fully understood.
9
   SAM formation is not fully understood either.
6,26
   Indeed, the 
same electrode material, when used in top or bottom contact geometry results in 
different injection properties: one reason for this, is for example, that metal 
evaporation to form top contact devices can damage the semiconductor at the 
interface and affect charge injection.
10
  Conversely, in bottom contact electrode 
devices, adsorbents, structural disorder and oxidation are known to influence injection 
through surface dipoles.
10
   In this chapter, we use a phenomenological approach to 
investigate the process stability of some thiol SAMs on gold and silver in order to 
understand poor device performance experienced when using a deep HOMO polymer 
for the active layer.   It has been shown previously that thiol SAMs can suffer from a 
low thermal stability and low resistance to chemical attack from oxygen, nitric acid or 
certain solvents.
11,12
  In this chapter however, we show that solvents can reversibly 
and irreversibly affect (ɸ) of an injecting electrode.  The resultant injection-barrier 
induced from such a (ɸ)/HOMO level mismatch also affects FET device performance, 
as deduced from the variation in µSAT for devices of different processing history. 
 
 
7.3 Kelvin Probe Analysis  
 
In order to assess the ɸ of an electrode, Kelvin probe13 (KP) analysis can be utilised.  
The technique was first postulated by William Thomson in 1861, who later became 
known as Lord Kelvin.  The technique is based on a vibrating capacitor and it 
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measures the contact potential difference between the sample and a reference 
electrode, which in our case is 304 stainless steel with a 2 mm radius tip measured 
under ambient conditions.  Alternative techniques are ultraviolet photoelectron 
spectroscopy (UPS)
15,23
 and X-ray photoelectron spectroscopy (XPS).
10
   However, 
KP, when set up is a convenient and quick method to assess a change in ɸ and it does 
not require high vacuum, which is not in line with device operation under typical 
conditions and can affect desorption kinetics.   
 
 
7.4 Results and Discussion 
 
Material (M2) (Figure 7.1 a))
16
 was selected for its deep HOMO position (-5.8 eV 
calculated by Cyclic Voltametry) its high FET (around 0.2- 0.4 cm
2
/Vs) and it’s 
apparent lack of order (as deduced from the lack of birefringence and distinct 
diffraction peaks in, respectively, polarised optical microscopy and powder X-ray 
scattering).  An aromatic fluorinated-thiol described as F-thiol (Figure 7.1 b)) was 
used to produce SAMs to shift the ɸ of source-drain electrodes used for our FET 
devices to facilitate charge injection.  The processing protocol we followed is 
described in Section 2.1. 
 
 
 
 
 
 
a)        b)  
 
Figure 7.1   The chemical structure of a) indenofluorene-phenanthrene copolymer material 
(M2) and b) 4-(Trifluoromethyl)thiophenol described as (F-thiol) in this thesis. 
 
 
Despite a ɸ/HOMO (or ɸ/LUMO for electron transport) level mismatch, good ohmic 
contacts are still possible with some electrode semiconductor combinations.
25,26
  
Therefore, to provide an insight into the level of contact resistance experienced by a 
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device made of (M2) and our chosen electrode/SAM combination we set out to use 
the Transition Line Method (TLM) to calculate contact resistance (see Appendix).
14
   
Alternatively, scanning Kelvin force probe microscopy (SKPM) can be utilised, 
where the contact resistance of each electrode and the influence of grain boundaries 
can be distinguished.  For the purpose of this thesis this method was not 
applied.
1,14,17,18
    
 
 
Unfortunately, for our TLM calculations (where many channel length devices are 
needed) we were forced to use a different electrode structure to those studied in this 
Chapter, which for unknown reasons did not provide consistent results for material 
(M2), we could thus not use this method to indicate an energy level mismatch.  
However, our cyclic voltametry data were nevertheless sufficient to emphasises the 
need for good electrode SAM treatments. 
 
 
To set a benchmark, we measured the work function of gold and silver electrodes that 
were freshly prepared and were either treated with F-thiol or left bare and investigated 
the influence on device performance (Table 7.1).  The electrodes were prepared by 
thermal evaporation, where the SAM treated electrodes were treated with a 1 minute 
soak in F-thiol (the process described in detail below).  A shadow mask was used to 
pattern the transistor electrodes.  The electrodes were either measured to obtain their 
workfunction (ɸ) shift or fabricated into FET devices within 1 hour to reduce 
unwanted adsorption from the ambient atmosphere.  The measured (ɸ) shift is a 
reading relative to the actual work function of the stainless steel tip used by the KP 
equipment. 
 
 
125 
 
Table 7.1   Typical FET performance of (M2) and its influence on the electrode’s ɸ shift.  
NM means not measurable and indicates that very poor characteristics or no current (aside 
from leakage was measured).  KP .  The electrodes are fresh (they were used within a 1 hour 
time frame); no controls over ambient conditions were used (see Appendix for details).  
 
 
 
Electrode 
ɸ Shift 
(eV) 
µSAT  
(cm
2
/VS) 
Gold -0.1 NM 
Silver -0.4 NM 
Gold with F-thiol -1.4 0.3 
Silver with F-thiol -1.4 0.3 
 
 
The µSAT performance of the bare electrode FET devices indicates that these devices 
(channel length of 20µm and channel width 1000 µm) are severely limited by 
injection.  Our F-thiol treatment, conversely, results in much better performance, 
which is explained by the electrode’s deeper ɸ and the subsequent reduction in energy 
barrier height to the HOMO energy of the polymer which hence, improves injection.
1
   
This better performance (of the F-thiol treated electrodes) does not necessarily mean 
an ohmic contact was achieved and that further improvements in injection are not 
possible.
11,19
   In addition, the respective energy levels are difficult to determine given 
the different methods used to quantify them.  Our results nevertheless indicate that the 
performance of our OFETs is strongly influenced by the workfunction of the 
electrodes especially for small channel length devices ~< 20 µm, where contact 
resistance is more significant.    
 
For the above reasons and since we encountered reproducibility issues with this 
polymer:F-Thiol SAM combination we set out to investigate the influence of 
processing (necessary for device fabrication) on the effective ɸ of the source drain 
electrodes.  Namely, to evaluate the change on the effective ɸ provided by the 
deposited SAM layer, as a result of being stored in ambient laboratory conditions and 
the influence of process solvents. 
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Firstly, the effect of time on the ɸ of freshly SAM treated electrodes was investigated. 
The data shown in Table 7.2 indicates that whilst keeping the device merely in 
ambient conditions the ɸ of the treated electrodes changes as a function of time.   This 
data reveals to the experimentalist the importance of timely device fabrication.   
 
 
Table 7.2 The effect of time on the ɸ shift of SAM treated electrodes. An average of three 
measurements is recorded. The effect is seen whilst keeping the device merely in ambient 
conditions. 
 
 
Electrode 
ɸ  
Fresh  
(eV) 
ɸ   
After 1-2 days  
(eV) 
ɸ  
After anneal 
(     C 1min) 
Ag F Thiol -1.40 (±0.03) -1.28 (±0.01) - 
Au F Thiol -1.47 (±0.03) -1.20 (±0.01) - 
Ag F Thiol -1.46 (±0.02) -1.21 (±0.01) -1.48 (±0.01) 
 
 
The reason for the observed ɸ reduction over time is unclear, but could be explained 
as either i) adsorption of organic impurities from ambient conditions
10
 or ii) 
desorption of the SAM.  The latter is unlikely given the strength of the thiolate bond 
which has been reported to be stable to > 370 K.
21
    
 
Interestingly we find that the reduction in ɸ shift was almost fully reversible when 
annealing the day old, SAM treated devices for a short period of time in ambient.   
This indicates that that the SAM is still present see (Table 7.2).  If indeed, adsorption 
of organic impurities were the cause of the change in ɸ then a heat treatment will 
presumably release the adsorbed molecules and the ɸ shift will revert to its former 
level, which is indeed the effect we observe.  The reduced ɸ shift we observe thus is 
likely to originate from unwanted adsorbates.  This is in agreement with the work of 
others
15,21
 and described by Malliaras et al.
10
 “molecules from the ambient 
surroundings, are trapped at the interface during sample preparation and orient in such 
a way that they cancel the interface dipole.”   In contradiction, Garg et al. who, found 
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that SAM molecules desorb at substrate temperatures as low as 60  C12 employed a 
different SAM (Figure 7.2) (based on bidentate thiols comprising of two bonds to the 
gold electrodes instead of just one
20
) and for this study ellipsometry was employed 
and to determine SAM stability and the fraction of SAM coverage. Note, though, that 
the small F-thiol molecules used in this thesis could be further stabilised by π-stacking 
between the aromatic rings. 
22
  
 
 
 
Figure 7.2  Schematic illustration of two different bonding types in order to form a self 
assembled monolayer to a e.g. gold (Au) electrode surface. a) Single thiolate bond b) double 
(bidentate) bond where m=12 in both cases.  
 
 
The stability of the F-Thiol SAM was further scrutinised by investigating the effect of 
various solvents on treated F-thiol electrodes.  This is of particular interest for 
fabrication of organic semiconductors deposited from solution.  For this purpose 
source-drain electrodes were first treated with F-thiol.  The ɸ shift before and after a 
solvent was applied to the SAM coated electrode was measured and compared to the 
observed mobility obtained from a device using electrodes treated in the same way.  
Several solvents were investigated and listed in Table 7.3.  The solvent was applied to 
the whole substrate and left to “soak” for 10 minutes before being spun dry.  
Transistor devices were fabricated from (M2) with mesitylene as the deposition 
solvent.  
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Table 7.3  Effect of solvent exposure time of cyclohexyl benzene (CHB), Mesitylene (M) and 
tetrahydrofuran (THF) on the ɸ shift of a freshly SAM treated evaporated metal layer and on 
the device performance of an identically thiol treated FET device.  The untreated ɸ shift is 
highlighted in bold. The subscript R refers to a repeat substrate. 
 
 
  
Treatment 
 
Post Treatment
Solvent ɸ Shift 
 (eV) 
SAT 
(cm
2
/Vs) 
- None -1.40 (±0.7) - 
CHB 10 min -0.77 (±0.3) 0.05 
M 10 min -1.01 (±0.09) 0.24 
THF 10 min -1.13 (±0.01) 0.3 
- Vacuum ; 48 hrs -0.35 (±0.1) NM 
CHBR 10 min -0.66 (±0.01) - 
 
 
We found a surprising and significant effect of the solvent on ɸ shift and the 
corresponding µSAT of identically solvent treated FET devices.  The largest effect on ɸ 
resulted from exposure to cyclohexylbenzene (CHB), which was also the treatment 
that yielded the poorest device performance.  Our data thus indicates that high boiling 
point solvents have a stronger effect on the effective ɸ.  Evidently, the ɸ shift is 
shown to be closely related to the observed device mobility.  In order to further 
investigate the effect of a solvent on device performance and rule out the effect of 
mesitylene, which was used in each case as the solvent for the deposition of the 
polymer, we made OFETs from several more solvents, listed in order of the solvent’s 
boiling point Tb (Table 7.4). 
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Table 7.4   The boiling points (Tb) of different solvents and the µSAT for FET devices 
fabricated by spin coating from the corresponding solvent at a concentration of  7mg/ml. The 
spin coating conditions were the same for each solution, except for CHB were the spin 
duration was extended to ensure the solvent evaporated before the substrate was dried on a 
hot plate. 
 
Solvent Tb µSAT (cm
2
/Vs) 
CHB 240 0.05 
Indan 177 0.12 
Phenetole 170 0.18 
Mesitylene 165 0.24 
o-Xylene 144 0.25 
Toluene 98 0.3 
 
 
Again, a trend is observed that indicates that higher boiling point, casting solvents 
have a adverse effect on the device performance.  This is the opposite effect that 
would normally be associated with organic polymer semiconductors as alluded to 
previously.  (M2) is for the large part amorphous so it will not be expected to behave 
in the same way as the semicrystalline polymers that normally show higher mobility 
with higher boiling point solvents, thus the observed trend may result from the above 
revealed change in workfunction. 
 
 
7.5 Conclusions 
 
We found that the properties of source-drain electrodes can be significantly affected 
by the processing conditions used to prepare the specific devices.  The solvent 
selected to deposit the active layer, for instance, affects the electrodes’ work function 
and thus the resulting device performance.  This may be due to the fact that unwanted 
adsorbents are introduced that e.g. cancel out the surface dipole created by the SAM.  
Higher boiling solvents may be likely to provide a higher degree of residues due to 
their higher Tb and thus their less volatile nature – a hypothesis that would be in 
agreement with our data where CHB creates the poorest performing devices.  Our 
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view is further corroborated by the fact that we find that the loss in effective work 
function of the electrodes is for the most part reversible (e.g. by annealing), indicating 
that the change in the electrodes’ properties depends on the presence of excess 
solvent/residues. We like to note though that a full recovery was not realised even 
when using a heat treatment at 140  C (for more detail on these measurements see 
Appendix).  In any case, exposure to elevated temperatures for prolonged times 
(assisting removal of solvent/residues) may be undesirable as this could thermally 
degrade other parts of the device stack. In addition, one has to consider that the effect 
of the solvent used for the deposition of the active layer on the electronic 
characteristics of the source drain electrodes cannot be reversed once the OSC has 
been deposited. These observations highlight the necessity for timely device 
fabrication, the use of high purity solvents and  careful selection of drying conditions, 
especially for formulations designed for the purpose of e.g. ink-jet or flexo-gravure 
printing, where use of high boiling point solvents are a necessity.  These processing 
considerations are especially important for the currently developed, high-performance 
deep HOMO polymers that often lead to injection limited devices.
4
   We thus expect 
the results of this thesis will stimulate further research in this area.   
 
 
 
7.6 Materials and Methods 
 
 
The F-thiol obtained from Alfa Aesar (825-83-2; 97% pure) was dissolved in 
isopropanol (IPA) (0.85 µl/ml).  Solvents for spin casting (M2) were obtained from 
Sigma-Aldrich, mesitylene (M7200; 98 % pure), p-xylene (lot. 26041-365), toluene 
(24,451-1; 99.8% pure), indan (1780-4; 95% pure).  CHB was obtained from Acros 
(111295000; 98% pure), IPA from Alfa Aesar (825 83-2).  CHB polymer 
formulations were spin coated for 10 min to ensure full solvent evaporation.  Spin 
coating was performed using a rotation speed of 1500 rpm and with 7 mg/ml 
solutions.  The films were dried at 100  C drying for 1 minute after the spin coating.  
The gate insulator was deposited from Cytop aiming for ~1000 nm film thickness and 
the gate electrode was deposited through a shadow mask via a thermal evaporation (at 
< 5.0x10
-6
 mbar) at a rate of 0.1-0.2 nm/s to a thickness of 60 nm.  Device XG grade 
glass substrates were purchased from Corning. Source drain electrodes were deposited 
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from Silver.  For KP measurements a minimum of three readings were taken once the 
CPD signal had stabilised.  We attempted to use freshly cleaved HOPG as a control 
but this was not successful.  Instead evaporated gold with the standard PFBT 
treatment was used as a control.   For KP measurements the ɸ of the stainless steel tip 
was taken as ~ -4.5 eV
24
; however the relative ɸ is more important.  The amplitude of 
the tip was set to 50. The D.C. offset was -1 V and set point 0.5 V.  Due to variations 
between successive measurements (probably arising from humidity in the air), the 
error is estimated to be ±0.05eV. 
 
 
The Kelvin probe measurements were made with a McAllister KP6500.   The probe 
tip was made from 304 stainless steel with a diameter of 4 mm and the amplitude was 
set to 20.  Note that the device electrodes were smaller than the diameter of the probe 
tip, therefore substrates, which were completely covered by a layer of the metal in 
question, were measured. The bare metal layer and SAM treated films were analysed.  
Where possible we took the average of three measurements.   An attempt was made to 
get an absolute value for the workfunction of the stainless steel KP tip for this we took 
freshly cleaved highly ordered pyrolytic graphite (HOPG).  Unfortunately, and 
possibly due to the quality of the HOPG, a reliable measurement on this surface could 
not be obtained.   To ensure that our tip was not slowly contaminated with the thiol 
we routinely checked the KP against our own freshly prepared standard, which was 
thiol treated gold.  For TLM measurements the same substrates as described in the 
Appendix were used to make FET devices of material (M2). 
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8.  Final Remarks  
 
 
8.1 Future Work 
 
In order to follow on from this thesis, further work will involve an extension of the 
themes outlined in the previous chapters.  Specifically, a higher performance 
semiconductor such as PBTTT (P3 Table 1.4 b)) could be used to fabricate blended 
FETs of a semiconductor and electronically inert binder, which was the focus of 
Chapter 3.  In this area, PBTTT rather than P3HT (P1 Table 1.4 b) may improve 
performance based on three reasons: higher stability, better packing and higher 
mobility, since neat PBTTT outperforms P3HT in all of these aspects. Following up 
Chapter 4., a polyalkylthiophene analogue that would be interesting to investigate is 
the (C-16) side chain analogue.  This would be done to determine whether the 
increased trend in mobility that we observed, is seen for materials with longer alkyl 
substituents.  To follow on from the directional drying experiments in Chapter 5 it 
would be beneficial to investigate casting of the semiconductor via dip-coating in 
order to aim for a microstructure similar to that obtained from o-dichlorobenzene 
while also realizing increased molecular order, so that the individually randomly 
oriented domains are aligned all in the same direction.  Preliminary dip-coating 
experiments with this material (M1) have already been conducted; however more 
control is needed to reduce the effects on film formation by the vibration created from 
the fume-cupboard which was used in these experiments.  Chapter 6 identified the 
potential for obtaining higher mobility devices from blending two active 
(semiconducting) materials of same chemical nature but different molecular weight.  
Unfortunately, one of the materials had a significantly lower mobility than the other, 
therefore it would be interesting to use a higher mobility material in its place.  
Furthermore, it will be necessary to investigate whether this phenomenon is specific 
to this particular rigid rod polymer or if this concept is transferable to other similarly 
rigid polymers.  In order to achieve this, various fractions of a polymer could be 
extracted from preparative gel permeation chromatography (GPC).  Finally, in 
Chapter 7, we identified the cause of reduced device performance and indeed an 
inconsistency in electronic characteristics (based on TLM data) that are created from 
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unknown contaminants affecting charge injection.  Obviously, it would be interesting 
to identify the actual contaminant species, so that they can be avoided in future for all 
semiconductors that possess a low lying HOMO levels. 
 
 
 
8.2 General Conclusions 
 
The focus of this thesis was to understand and explain empirical properties of organic 
semiconductor field effect transistors within the framework of solution processable 
thin film transistors and to optimise their performance so that the findings can be 
transferred to a commercially viable process.  Ultimately, the work covered in this 
thesis will help promote this area of science and technology and may result in a 
contribution to cost effective methods for roll-to-roll organic electronic applications. 
 
This work has investigated four main areas that, prior to this study, lacked a full 
understanding.  In each area the microstructure at the interface of the active material 
plays a significant if not overwhelming role and has a large effect on device 
performance.  Unfortunately, it is very difficult to investigate the true structure of this 
layer since the interface of a material is often different to the bulk, as demonstrated by 
the data obtained in Chapter 7, where the charge injection properties of the 
electrode:semiconductor interface was profoundly affected by, merely, the solvent 
used to deposit the active layer. 
 
 
Using an empirical approach i.e. making transistor devices to determine the effect on 
a semiconductor has its merits as well as its limitations. The main advantage of such a 
technique is that the phenomenon can be investigated in a real environment akin to 
how the semiconductor may be used in an application.  The disadvantage however is 
that it is difficult to categorically attribute any observations to their effect on the 
semiconductor alone.   Annealing an FET stack for example may not improve the 
performance of a device despite an improvement in molecular packing.  The reason 
for this could be that the annealing also degrades one of the other layers in the stack 
e.g. oxidation of the electrode, electrode atomic diffusion/rearrangement, substrate 
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expansion, etc. More often than not there are competing effects; for instance a good 
microstructure for charge injection may not be a good microstructure for charge 
transport.   
 
 
Despite these difficulties we have contributed to this area of science, proposing two 
independent strategies how to reduce the active material cost and how blending can be 
exploited.  Comparing these two approaches yielded interesting results. By blending a 
non-active (insulating) material no improvements in mobility were seen, however, 
addition of the binder will bring various other advantages, including increased 
viscosity control.  In the other case by blending an active material (semiconducting 
albeit of lower performance) with a higher molecular weight material, a higher overall 
mobility was obtained for the blend compared to the neat materials. Following on 
from this further optimisation of semiconductor FETs was demonstrated by 
identifying how the breadth of dielectric choice is not, as commonly thought, always 
restricted by its permittivity.  Subsequently we showed, from two different 
approaches, how the solvent used to fabricate the active layer has a significant effect 
on device performance.  We gave an insight into the effects of alignment and how 
solvent selection can have an overriding affect on device performance.  In the final 
chapter we identified how the solvent can impair the critical parameter of charge 
injection of the transistor devices.  
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9. Appendix  
 
Atomic Force Microscopy 
 
In an attempt to correlate the higher mobility observed from films made with o-DCB 
discussed in detail in Chapter 5 we analysed the topography of the bare semiconductor 
polymer film prepared from o-DCB by Atomic Force Microscopy (AFM).  No 
evidence of fibrils or step heights, which may indicate the laminar stacking could be 
resolved despite an indication that nucleation was controlled by the top rather than the 
bottom surface (see Appendix Determination of Nucleation Surface).  AFM 
micrographs are shown in Figure 9.1 below.  
 
           a) 
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b) 
 
 
Figure 9.1 AFM micrographs of (M1) deposited on high quality SiO2 glass, where the 
dimensions of (a) and (b) were 500 and 50 nm respectively.  
 
 
Nucleation Surface of Material (M1) 
 
Through, observations made on the device substrates (Figure 5.11 a), b) and (c) 
Chapter 5), it is evident that the pre-deposited electrodes do not affect the observed 
crystalline texture of the semiconductor at least at the surface. An example of how the 
electrode can indeed affect the crystal nucleation is given below (Figure 9.2).  This 
observation indicates that the molecularly ordered domains are not influenced by the 
surface energy of the substrate or the surface energy of the thiol treated gold.  To 
examine this hypothesis a low energy substrate with a significantly higher surface 
energy than glass (contact angle   70  ) was utilised which was purchased from 
Dupont-Tajin films, product number QA65FA125. Indeed, identical crystalline 
texture in polarising optical microscopy was obtained to that of the same film of 
material (M1)  prepared on glass.  These two observations indicate the formation of 
textured domains is at the top surface or the bulk of the film, but less likely to come 
from the bottom surface.  Therefore the dynamics of the film formation is likely to be 
controlled via solvent rather than substrate.   
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Figure 9.2 (a) An example of electrode induced crystallisation from a small molecule 
semiconductor film.  The micrograph contains a connecting line from the electrode pad to the 
transistor structure this line is 50 µm wide. 
 
 
Differential Scanning Calorimetry (DSC) 
 
 
DSC was qualitatively used to probe the bulk crystalinity of the 91 and 143 kg/mol 
batches of material (M1) utilised in Chapter 5 and 6.  In all DSC measurements a 
Thermal Analysis Instruments (TA Instruments) TA Q1000 was used with 
approximately 1 mg of polymer material, which was carefully compressed into one 
side of an aluminium heating pan.  A similar pan weighing approximately the same as 
the sample pan was used as the reference.   The carrier gas was nitrogen.  A standard 
heating rate of 10 
o
C/min was used; endothermic transitions are shown in the positive 
direction on the y-axis.  Despite the lack of a clear melt for either batch, a Tg onset is 
visible at around 140  C for both heating and cooling cycles of the high molecular 
weight batch.  This transition could aid the choice of an appropriate annealing 
temperature. 
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Figure 9.3  a) DSC plot of (M1) low molecular weight batch (91 kg/mol).  The first and 
second heating cycles are shown where the first scan was heated to 350  C. b) high molecular 
weight of (M1) (143kg/mol). The second scan is shown only. The heating and cooling rates 
were 10  C/min.  
 
It is very likely that due to the size of the monomer units, its planarity and its regular 
A-B alternating units that this material possesses a higher melting point, which is 
above its decomposition temperature (for an organic material).  In fact, a fast heating 
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scan at   20  C/min to 450  C revealed the start of an endothermic transition possibly 
indicating the melting point onset, however the second heating cycle did not show that 
the same transition despite cooling to a temperature of -30  C, (scan not included).   
 
In Chapter 4 DSC was qualitatively used to probe the bulk crystalinity of PAT 
polymer analogues.  The second heating and cooling scan was used to calculate the 
transition enthalpies, which are shown in Table 9.1. 
 
 
Table 9.1  The enthalpy of fusion/crystallisation calculated from the area under the respective 
phase transition peak from DSC measurements of poly (3-alkyl thiophenes) with different 
alkyl side chain lengths. The second cycle was used to reduce the effect of thermal history. 
Where possible a ~ 5 mg sample weight was used. 
 
 
 
OSC 
Enthalpy of fusion 
(J/g) 
Enthalpy of crystallisation  
(J/g) 
P3BT 5.8-19 12 
P3HT 14.2 19.2 
P3DDT 13.9 14.4 
 
 
Electrical Characterisation 
 
All OFET device characterisations were carried out with a Hewlett-Packard 4155B 
semiconductor parameter analyzer (resolution of 2 μV and 10 fA) and Micro Probe 
Station made by Intertek ASG.  Typically, a forward and reverse sweep of the transfer 
curve was completed scanning from 20 V to -60 V. The linear regime was measured 
at -5 V and the saturated at -60 V. The integration was set to medium and the step size 
was -1 V. The mobility value µSAT was determined from the peak value in the 
saturated regime from the slope of the square root of the source drain current (spikes 
and acute peaks were ignored).  
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Dip Coating of Material (M1) 
 
The directional drying experiments in Chapter 5 were followed up with a preliminary 
investigation into dip coating. This method of deposition may provoke high 
crystallinity as well as alignment.  The dipping speed of (M1) in Dichlorobenzene 
(purchased from Sigma Aldrich; 7mg/ml) was varied from 2 to 67 mm/min using a 
Nima Technology ST Dipper.  Polarised microscopy did not show any textured 
domains.  Top gate transistor structures were made in the same way as described in 
Chapter 5.  Device performance corroborated the optical results and gave low 
performance with no significant anisotropy.  We concluded that dip coating in our 
laboratory conditions with noticeable vibration from the resonance of the fume-
cupboard was not a fruitful avenue to follow at this time.   
 
 
Capacitance Values of Dielectrics used in this Thesis 
 
The capacitance (Ci) used in the calculations to estimate FET mobility was calculated 
from the thickness of the dielectric near to the device.  Dielectric constant values were 
either taken from literature or obtained from parallel plate capacitance measurements 
(Table 9.2). 
 
Table 9.2  Values relating to the dielectric properties of the gate dielectrics used in this thesis. 
*Thickness was determined with an Alphastep 500. 
 
 
Dielectric 
Thickness* 
(nm) 
Dielectric Constant 
(-) 
Capacitance Ci 
(nF) 
Si3N4 150 ± 4 6.5 43 
SiO2 230 ± 4 3.9 17 
Cytop 1000 ± 50 2.0 1.9 
Cyanoresin 650 ± 50 18 27 
D206 1000 ± 50 2.7 2.7 
D320 1000 ± 80 2.5 2.5 
 
144 
 
Contact Resistance Calculations using the Transition Line Method 
 
The following contact resistance calculation was conducted on material M1 
comprising a PFBT thiol treated electrode (Au (40 nm) and a Ti (40 nm) adhesion 
layer), which was prefabricated by The Innovation Labs in Heidelberg. The test 
structures were cleaned in Decon 90 with a 30 min sonication at 65  C and rinsed 
thoroughly, dried then treated using UV ozone for 30 min.  Only one or two transistor 
devices were used at each channel length due to the design of the mask- more devices 
should be made for a more accurate contact resistance measurements, but these 
substrates are in limited supply.  In any case, the data indicates that at around 5 µm, 
30% of the source-drain current is lost through contact resistance.  Therefore before 
the device dimensions can be effectively diminished for use in displays an improved 
contact will be required. 
0 20 40 60 80 100 120
1x10
5
2x10
5
3x10
5
4x10
5
5x10
5
6x10
5
7x10
5
8x10
5
R
c
.W
 (
o
h
m
s
.c
m
)
Channel Length (microns)
 
 
Figure 9.4   The width normalised total resistance of FET devices using (M1) as the organic 
semiconductor plotted against channel length. The ordinate axis-intersect shows the 
extrapolated contact resistance indicating its significance to the channel resistance. The width 
normalized resistance was taken at VG = 10 V. 
 
Kelvin Probe Measurements and Action of Vacuum Treatment 
 
The data given in Chapter 7 indicated that the change in work function during solvent 
processing could be the result of adsorbed solvent.  We thus investigated the effect of 
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low vacuum on our F-thiol treated electrodes. The aim was to dispel the treated 
surface with as much solvent as possible.  However the ɸ shift simply reduced further 
indicating desoption of the SAM instead.  This was confusing however, since the loss 
in ɸ shift was again reversible and could be restored to near its former value with 
subsequent annealing, which indicates that the SAM is still present.  The reason for 
this discrepancy is unclear and could be due to many factors such as changes in the 
orientation of the dipole, contamination of oil from the vacuum pump or desorption 
effects of other molecules.  These particular results are not shown in this study, but 
should be born in mind for future work in this area. 
 
The reversibility of ɸ shift was alluded to in Chapter 7.  Here we investigate the 
phenomenon in greater detail (Table 9.3).  Standard F-Thiol treated gold electrodes 
were analysed by KP to determine the fresh ɸ shift.  Subsequently, various solvent 
treatments were performed and the effect on ɸ shift was investigated.  Our data 
indicates that full reversibility could not be achieved by annealing at short annealing 
steps at temperature of 140  C.   
 
Table 9.3   The effect of processing on the ɸ shift of F-thiol SAM coated electrodes. o/n 
signifies an overnight treatment. Anneal signifies 140  C for 1 minute. 
 
Treatment  ɸ Shift (eV)  
o/n treatment and Anneal -1.52,-1.49,-1.51  
After toluene wash -1.31,-1.31,-1.31  
Anneal -1.43,-1.44,-1.42  
Mesitylene soak 10min -1.03,-1.04,-1.04  
Anneal -1.25,-1.25,-1.22  
CHB soak 10min -0.59,-0.59,-0.60  
Anneal -0.97,-0.95,-0.96  
 
Despite the same soak time the different solvents had a different action on the 
electrode.   
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The application of a solvent to a SAM may also affect the surface energy of the 
electrode and therefore the film microstructure at the SAM/OSC injecting interface.  
A concern relates to the effect of the microstructure of the polymer on the injection 
properties of the device.  We therefore assessed the surface energy of SAM treated 
electrodes by investigating the contact angle of water on the SAM treated electrodes 
see  Table 9.4.  
 
Table 9.4   The ɸ shift of SAM treated electrodes as determined by KP measurements 
and the associated water contact angle (ca).  
 
Before  After  
ɸ 
(eV) 
 (ca)  
(  ) 
ɸ  
(eV) 
 (ca)  
(  ) 
-1.42 (±0.02) 83 (±2) -0.77 (±0.3) 80 (±0.5) 
-1.42 (±0.02) 81 (±2) -1.01 (±0.1) 80 (±2) 
 
 
The data highlights how the water contact angle of F-thiol treated electrodes is not 
affected by various processing treatments and is not dependent on ɸ.  Furthermore, the 
polymer (material 2) is not expected to be ordered (as discussed in Chapter 7), so the 
microstructure in the area of the contact should not play a significant role in 
influencing the injection properties. 
 
 
Polymer Chain Length Calculation and Assumptions for Material (M1) 
 
Based on the length of pentacene being approx 1.4 nm (with this assumption the acene 
unit length equates to 0.28 nm per acene) and the average molecular weight Mw of 
(M1) the average extended chain length for (M1) will be close to 230 nm. 
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Table 9.5   Properties of (M1). The polymers displayed monomodal molecular weight 
distrobution. Mw: weight average molecular weight; Mn: number average molecular weight. 
 
 
Property (M1) 
 Low High 
Mn (kg/mol) 36 52 
Mw (kg/mol) 91 143 
Polydispersity 2.5 2.7 
 
 
 
Solution Process Octyltrichlorosilane Treatment 
 
The Si/SiO2 substrate was treated with separate solvents of acetone, to remove the 
photoresist protective layer, then water/acetone/isopropanol (IPA) with sonication (10 
minutes) then UV ozone for 10 minutes.  The substrates were immersed in a ~ 10 
mmol solution of OTS dissolved in a 1:1 mix of anhydrous toluene:hydrated toluene 
mixture. The substrates were immersed in the solution which was heated to 60  C for 
20 minutes. The substrates were subsequently rinsed with hexane. 
 
 
 
 
 
 
